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Abstract 
This thesis proposes a new approach to the design of reliable VLSI inter-
connects, based on predictive failure models embedded in a software tool 
for reliability analysis. 
A method for predicting the failure rate of complex integrated circuit in-
terconnects subject to electromigration, is presented. This method is based 
on the principle of fracturing an interconnect pattern into a number of sta-
tistically independent conductor segments. Five commonly-occurring seg-
ment types are identified: straight runs, steps resulting from a discontinuity 
in the wafer surface, contact windows, vias and bonding pads. The rela-
tionship between median time-to-failure (Mtf) of each segment and physical 
dimensions, temperature and current density are determined. This model 
includes the effect of time-varying current density. The standard deviation 
of lifetime is also determined as a function of dimensions. A· minimum 
order statistical method is used to compute the failure rate of the intercon-
nect system. This method, which is applicable to current densities below 
106 AI cm2 , combines mask layout and simulation data from the design data 
base with process data to calculate failure rates. 
A suite of software tools called Reliant (RELIability Analyzer for iNTer-
connects) which implements the algorithms described above, is presented. 
Reliant fractures a conductor pattern into segments and extracts electri-
cal equivalent circuits for each segment. The equivalent circuits are used 
in conjunction with a modified version of the SPICE circuit simulator to 
determine the currents in all segments and to compute reliability. An inter-
face to a data base query system provides the capability to access reliability 
data interactively. The performance of Reliant is evaluated, based on two 
CMOS standard cell layouts. Test structures for the calibration of the 
reliability models are provided. 
Reliant is suitable for the analysis of leaf cells containing a few hundred 
transistors. For MOS VLSI circuits, an alternative approach based on the 
use of an event-driven switch-level simulator is presented. 
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Preface 
The development of CAD tools for the prediction of VLSI reliability is an 
emerging field of research. It has developed amid growing concern in the 
semiconductor industry about the reliability of the increasingly complex in-
tegrated circuits (ICs) being produced today. Historically, ICs have always 
been considered to be components having a high inherent reliability, in fact 
the move toward VLSI has been made possible by rapid increases in the re-
liability of the devices produced. However, reductions in minimum feature 
size and the use of thinner oxides and shallower diffusions produce increased 
stresses within ICs, accelerating the process of wearout. The probability of 
IC failure due to wearout is further enhanced by an exponential growth in 
the complexity of a single die. The growing importance of Application Spe-
cific Integrated Circuits (ASICS), with their limited production volumes, 
are forcing the industry to re-evaluate costly traditional methods of relia-
bility qualification through testing and burn-in procedures. These factors 
increase the need for CAD-based methods to predict the reliability of an 
integrated circuit, before manufacture. 
This is the first work to propose and implement a Reliability Analysis 
Software Tool for predicting the failure rate of an IC during the design 
phase. Several original contributions to knowledge are contained in this 
work and these are summarized below . 
• The application of a system reliability model to the problem of IC 
interconnect reliability is discussed in chapter 3 and the following 
points should be noted. 
1. The identification of 5 commonly-occurring features of intercon-
nect patterns, called segment types. These are straight runs, 
steps (caused when a conductor crosses a discontinuity in the 
wafer surface), contact wi"ndows, vias and bonding pads. The 
interconnect pattern is fractured into a collection of statistically 
independent conductor segments, each of which may be classified 
according to the 5 types mentioned above. 
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2. The development of suitable reliability models for these seg-
ments. 
3. The use of a minimum order statistical approach to calculate the 
reliability of the interconnect pattern, when subject to electro-
migration. 
4. The evaluation of interconnect reliability in terms of an actual 
reliability figure-of-merit (instantaneous failure rate), as opposed 
to the common practice of considering only the current density 
in each conductor. The method developed in this thesis is supe-
rior to the current-density approach in three respects. Firstly, 
considering only the current density ignores the complex depen-
dence of median time to failure (Mtf) and standard deviation (()") 
on conductor dimensions. Secondly, the effect of circuit complex-
ity is not taken into account. This is of primary importance in 
VLSI. Finally, the int~rconnect failure rates obtained here may 
be easily combined with similar figures for other failure modes. 
The approach used is therefore consistent with the long-term 
goal of estimating the reliability of the whole IC during the de-
sign phase . 
• A suite of software tools called Reliant (RELIability Analyzer for iN-
Terconnects) which fractures the interconnect pattern into segments, 
extracts the equivalent circuit of each branch and uses a circuit sim-
ulator (SPICE) to determine the reliability of all segments, has been 
developed. Reliant includes an interface to a data base query system 
which may be used to access reliability data interactively . 
• A method fo~ determining approximate current waveforms in aMOS 
VLSI circuit using a switch-level simulator, is presented. This ap-
proach has a considerable speed advantage when compared to the 
use of a circuit simulator and enables reliability data to be collected 
concurrently with the process of design verification. 
This thesis represents the author's original work and has not been sub-
mitted in any form to another University for the purposes of obtaining a 
degree. Where use has been made of work carried out by others, this has 
been duly acknowledged in the text. 
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The reliability of any piece of equipment may be defined as the proba-
bility that it will perform it's required function under stated conditions 
for a stated period of time [O'Connor 1981]. Reliability has always been 
an important consideration for the designer of electronic systems, partic-
ularly those systems having military or aerospace applications. A major 
factor which limits the complexity of all systems is the maximum relia-
bility achievable within the constraints of the available technology. The 
great technological advances in electronic engineering such as the devel-
opment of the transistor (1947) and the integrated circuit (1958) resulted 
in dramatic improvements in the reliability of electronic equipment, along 
with improved performance and reduced cost. Each of these developments 
therefore made possible an increase in system complexity, while maintain-
ing acceptable levels of reliability. However, since 1958 the development of 
IC technology has resembled an exponential function of time, rather than 
a series of step funct ions. As evidence of this, we may consider the an-
nual doubling in the number of active devices realizable on a single chip. 
This growth has largely been due to reductions in minimum feature size, 
although improved process control has also allowed the maximum chip size 
to grow to approximately 10mm by 15mm. ICs containing in excess of 
100 000 transistors are now common. 
This trend has important implications for reliability. Firstly, it will be 
shown that device scaling results in an increase in electrical stress, with a 
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Figure 1.1: Bathtub curve of instantaneous failure rate vs. time 
oncily, if the individual devices or interconnects are subject to failure accord-
ing to some random distribution, an increase in complexity (e.g. number 
of active devices on the chip) must necessarily increase the probability of 
failure at any given time. This is a fundamental issue which will be consid-
ered in detail in chapter 2 of this thesis , where a model for the relationship 
between reliability and complexity will be presented. It may be mentioned 
here in passing that when Ies were first developed, it was widely held that 
the reliability of an Ie was independent of the number of active devices 
on the die, because they were all manufactured simultaneously in a single 
manufacturing process. This argument is based on a deterministic view 
of the Ie in which, if one active device is "good", all will be "good". In 
fact , failure remains a random process and no matter how well controlled 
the manufacturing process may be, a distribution of times-to-failure for the 
devices on a single die will always be observed. 
The reliability of an Ie is traditionally pictured in terms of the bath-
tub curve of instantaneous failure rate versus t ime (Fig. 1.1 ). The unit 
of failure rate is the FIT ( IF IT = 1 failure per 109 hours, or 0.1% per 
million hours) . Three regions may be discerned on this graph. During the 
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infant mortality phase, lCs exhibit a decreasing failure rate. Failures which 
occur here are the result of gross built-in flaws or defects in devices or 
interconnects, which fail rapidly when stressed. Only a small percentage of 
lCs contain such defects and as they are removed by failure , the failure rate 
of the remaining components decreases toward zero. During the wearout 
phase, failure of "good" (i.e. defect-free) components through wearout 
becomes significant and an increase in failure rate is observed. It must 
be emphasized that the same wearout mechanisms may be responsible for 
many of the infant mortality failures, with the presence of defects acting 
as an acceleration factor. There is also a close relationship between these 
early reliability failures and yield failures caused by defects. For example, a 
severe photolithographic defect may cause an open circuit in a conductor, 
which is classified as a yield failure [Stapper 1983], [Maly 1985]. A less 
severe defect of the same kind may only cause a local narrowing of the 
conductor, which would eventually lead to a reliability failure when the 
conductor was stressed. 
Between the aforementioned two regions on the bathtub curve the fail-
ure rate approaches it's minimum value, which is the optimum region for 
operation of the lC. Temperature is a strong acceleration factor in most 
wearout mechanisms and operation at an elevated temperature may be 
used to accelerate the passage of the infant mortality phase. Burn-in pro-
cedures are commonly used in this way to qualify the reliability of ICs for 
military and aerospace applications. A typical burn-in procedure consists 
of operating the component at 85°C for 168 hours. Reliability qualification 
by burn-in can greatly increase the cost of a component, particularly in the 
case of small production volumes. A failure rate limit of 100F IT is widely 
used, and 10F IT has been proposed as a target for the near future. 
1.2 Failure Mechanisms in Integrated Circ-
uits 
The most common IC failure mechanisms reported in the literature will 
now be reviewed. The list is not exhaustive and no attempt is made to 
classify the failure mechanisms in order of importance. Only qualitative 
descriptions are given here, mathematical models for electromigration are 
presented in Chapter 2. 
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1.2.1 Electromigration (EM) in Thin Metal Films 
When an electron current flows through a metal conductor, it exerts two 
forces on the metal ions: an electrostatic force resulting from the interac-
tion between the negatively charged electrons and the positively charged 
ions and a friction force commonly known as the "electron wind" force. 
In metals, which are good conductors, the electron wind force dominates 
[d'Heurle 1978-1]. The result of this force is a movement of material in the 
direction of electron current flow. Electromigration has been observed to 
occur by lattice diffusion in several bulk metals. However, in the case of 
thin polycrystalline fihns of Ai and Au, the dominant mechanism for mass 
transport is migration along grain boundaries. The ratio between grain 
boundary flux and lat tice flux has been estimated at 106 for Ai [d'Heurle 
1970]. 
Grain boundary electromigration may lead to the failure of a conductor 
when a flux divergence occurs at a point in the material. A local flux 
divergence may occur at the interface between three adjacent metal grains 
in a polycrystalline film (the so-called "triple point"). It may also result 
from variations in grain size or diffusion coefficient. Temperature gradients 
caused by localized heating also influence the rate and direction of mass 
transport. The most common failure mode is the formation of a void, which 
grows in size until it's diameter equals the width of the conductor, causing 
an open circuit. Prior to this catastrophic failure, the increase in resistance 
caused by the growth of the void may gradually degrade the performance 
of the circuit. A different failure mode occurs when the flux divergence 
causes mass accumulation, leading to the formation of a hillock or whisker. 
This may result in a short circuit to an adjacent conductor, or the rupture 
of an overlaying dielectric. 
The process of electromigration is essentially current driven and the 
operating current density is the primary stress factor. The median time 
to failure (Mtf) of a conductor is inversely proportional to current density 
J when J is less than 105 Alcm2 and decreases more rapidly for higher 
current densities. The current densities occurring in modern high-speed 
VLSI circuits (particularly bipolar) may equal or exceed this value. For 
example, in a conductor 2/-Lm wide and 0.5/-Lm thick, a current of only 1mA 
is sufficient to produce a current density of 105 AI cm2 • The downward 
pressure on design rules can be expected to aggravate the situation [Woods 
1984]. 
Temperature is an acceleration factor in electromigration. Activation 
energies of the order of 0.54e V for grain boundary electromigration have 
been reported by several authors (see [Black 1974], for example). The statis-
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tical distribution of time to failure has generally been found to be lognormal. 
The median time to failure and standard deviation are strongly influenced 
by the dimensions of the conductor and the median grain size [Agarwala 
1970], [Scoggan 1975], [Kinsbron 1980], [Vaidya 1980], [Iyer 1984] . 
1.2.2 Time-dependent Dielectric Breakdown of Gate 
Oxides 
Since the development of the MOS transistor, there has been a steady 
decline in the thickness of the gate oxide used. In the case of transistors used 
as logic switches, thinner oxides were sought in order to reduce threshold 
voltages [Sze 1981]. In dynamic RAMs, thinner oxides compensate for 
the loss of storage capacitance due to shrinking layout dimensions. Oxide 
thicknesses of 200 - 300A are typical of modern MOS processes, with 100A 
- 200A layers being used in 1 MBit DRAMS [Baglee 1986-1). The absolute 
breakdown field strength of Silicon dioxide is approximately 10MV / em. 
The field strength in a dielectric looA thick, with 5V applied is 5MV / em, 
or 50% of the absolute breakdown value. As the field strength approaches 
the breakdown value, there is an increase in both the conduction through 
the oxide due to Fowler-Nordheim tunneling and the incidence of oxide 
failure. Both these phenomena are associated with the presence of defects 
in the oxide, such as trapped particles or pinholes. The distribution of 
time to failure is lognormal, with applied voltage the primary stress factor. 
Activation energies of O.6e V to O.8e V have been reported for an Al-Si02 
system [Anolick 1980]. 
1.2.3 Threshold-voltage Shifting Effects in MaS Dev-. Ices 
Some physical phenomena may give rise to a shift in the threshold voltage 
VT of a MOS transistor after manufacture. This is not a catastrophic fail-
ure, but a sufficiently large shift in VT will cause the circuit to malfunction. 
The time to failure depends on the criterion of failure, i.e. the maximum 
VT shift which will still allow the particular circuit to function correctly. 
Threshold shifts are caused by mobile ions trapped in the gate oxide [Ly-
coudes 1980] and hot-carrier injection from the channel into the gate oxide 
[Eitan 1981], [Takeda 1982], [Sabnis 1986]. The incidence of the former 
is related to Sodium ion contamination during the fabrication process and 
may be largely eliminated through careful processing. Hot-carrier injection 
is prevalent in short-channel transistors, where large electric fields occur 
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in the vicinity of the drain. When the electric field exceeds approximately 
lOOk V / em , the carriers absorb more energy from the field than they are 
able to lose through scattering and their net energy level increases, relative 
to the energy levels of conduction and valence bands. Because these carri-
ers are no longer in thermal equilibrium with the lattice, they are known as 
"hot-carriers" . The hot-carriers produce more electron-hole pairs through 
impact ionization. Once a certain energy threshold is reached, this process 
becomes self-sustaining and avalanche multiplication begins. In an-channel 
device, most of the electrons produced by impact ionization are collected 
by the drain, while the holes flow to the substrate to form the substrate 
current . The magnitude of the substrate current may be used as a measure 
of the incidence of hot-carrier formation in transistors. A small percentage 
of the hot carriers will have sufficient energy to surmount the Si-Si02 en-
ergy barrier and may be injected into the oxide. Both holes and electrons 
may enter the oxide in this manner, although the effect of hot-electrons 
has been more widely reported. The energy barrier for electrons is 3e V, as 
opposed 4e V for holes, which suggests that most hot-carrier injection is the 
result of electrons. An injected charge 8Q give rise to a shift in threshold 
voltage of 8V = 8Q/Cox • The density of fast states at the Si-Si02 interface 
near the drain is also increased. 
When constant-voltage scaling is applied to the device, the magnitude of 
the electric field increases and with it the likelihood of hot-carrier injection. 
The time to failure has been found to be a negative exponential function 
of applied voltage [Sabnis 1986]. Solutions to this problem which have 
been proposed are the graded drain transistor [Takeda 1982] and the lightly 
doped drain (LDD) transistor [Ogura 1981]. Both these techniques attempt 
to reduce the electric field in the vicinity of the drain. Unfortunately, it has 
been found that structures fabricated in this manner are more susceptible 
to damage by electrostatic discharge (see paragraph 1.2.5) [Duvvury 1986]. 
1.2.4 Alpha-particle Induced Soft Errors 
The phenomenon of soft errors in DRAMs caused by incident a-particles 
was first reported in 1979 [May 1979]. These particles, which originate 
in the metals used in the packaging and interconnect layers , may have 
high energy levels. 'When an a-particle passes through Silicon, it produces 
electron-hole pairs by impact ionization along it's path. This series of 
electron- hole pairs is known as an a-particle track. The charge generated 
in this manner may cause a soft error if it is collected by a memory storage 
cell , or if reaches one of the bit lines during the t ime interval when the 
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bit lines are floating. The latter effect may be reduced by minimizing the 
ratio of bit-line floating time to cycle time. As the size of DRAM storage 
cells decreases , the critical charge Qcrit needed to change the state of the 
cell is reduced accordingly. Therefore scaling the memory cell increases it 's 
susceptibility to soft errors. 
Some techniques for reducing the Soft Error Rate (SER) of DRAM 
cells by structural modification have been proposed. The so- called HI-C 
technique [Tasch 1978] uses a shallow implant below the storage node to 
increase the capacitance and to reduce the storage node depletion volume. 
The result is a memory cell with an increased critical charge and a reduced 
ability to collect carriers generated by a-particles. Sai-Halasz has proposed 
a blanket buried n-type grid in the p-type substrate of the DRAM, which 
acts as a collector for the excess electrons [Sai-Halasz 1982]. The use of 
trench capacitor structures has also been found to reduce the SER [Ishiuchi 
1986], [Baglee 1986-2]. 
1.2.5 Electrostatic Discharge (ESD) 
Damage to an IC through ESD may occur when a static charge buildup on 
an external object is allowed to discharge through one of the pins on the 
integrated circuit. Such static charges are caused by triboelectric generation 
or electrostatic induction [Moss 1986]. The results of the discharge may 
include dielectric breakdown, junction breakdown, metallization damage, 
latchup, soft errors and the creation of latent defects, which fail at some 
future time. Methods of avoiding ESD damage fall into two categories: 
• A voidance of static charge buildup by improved handling and assem-
bly techniques; 
• Design of protection networks for the input and output pins. Typical 
VLSI input protection networks include a thick-oxide nMOS transis-
tor providing primary protection and a diffused resistor and a field 
plate diode for secondary protection. For output protection, it is pos-
sible to design the output driver transistor to safely withstand 5k V 
discharges [Duvvury 1986]. 
The trend toward VLSI has increased ESD susceptibility, due to the use of 
thinner dielectrics and reduced conductor spacings. 
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1.3 A Statistical Approach to Design for Re-
liability 
It has been shown for several important failure mechanisms that the shrink-
ing of layout design rules has a negative impact on reliability. Razdan and 
Strojwas define layout design rules as follows [Razdan 1986]: 
Layout design rules are constraints placed on the designer 
by the process capabilities. The rules are set such that chips 
following the rules will have an acceptable yield and the number 
, of circuits which may be placed on the chip is maximized. 
This definition should be extended, by including the requirement that the 
design rules should also result in circuits having an acceptable reliability. 
The requirements for optimization of yield and reliability may be quite 
different. In developing design rules based on yield considerations, the 
aim is to determine a set of dimensional constraints (such as minimum 
size, minimum overlap, minimum spacing) for each mask layer which will 
guarantee some minimum yield figure, given that the circuit is subject 
to catastrophic failure caused by shorts, breakdown or parasitic effects. 
Design rules are determined by considering the effect on circuit operation 
of disturbances in the fabrication process. These disturbances include local 
variations such as spot defects and global variations caused by underetching 
or misalignment. The design rules determined in this way generally have the 
property that they are absolute, in that they do not depend on the electrical 
variables (voltage, current) in particular parts of the circuit. They are also 
global, being valid for all parts of a layout or several layouts using the same 
technology. 
Design rules for reliability, on the other hand, must be designed to limit 
the electrical stress applied to each part of the circuit. For example, a 
design rule for electromigration which has been widely used in the past, 
states that the current density in a conductor may not exceed 105 AI cm2 • 
This rule is a relative one, because it requires a priori information about the 
current in a conductor before the conductor width can be established. It 
is also a local rule, in that it's application will result in different conductor 
widths being used in different parts of the circuit. 
'While design-for-reliability rules such as this have proven valuable to 
designers in the past, they have limitations. Firstly, they do not give any 
quantitative indication of the reliability of a structure (e.g. a conductor 
or transistor) designed according to the stated rules. Consequently, the 
designer is not able to predict the reliability of the st ructure during the 
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design phase, nor is it possible to combine the reliability figures for all 
structures in order to predict the overall reliability of the IC. Secondly, 
these rules do not explicitly indicate the relationship between reliability and 
chip surface area and so it is not possible to globally optimize the trade-off 
between chip size and reliability. The downward pressure on design rules 
may demand that future designs be optimized in this manner. Thirdly, it 
is often difficult to interpret the rules correctly. For example, it is not clear 
how the maximum current density rule should be applied to circuits where 
currents are complex functions of time. 
This thesis proposes that design-for-reliability should not be based solely 
on design rules, but that predictive models for failure mechanisms be used 
to predict the act~al reliability of each device or conductor. The decision 
as to what a critical dimension should be, should be based on the actual 
reliability implications of that decision. This may be weighed against other 
considerations, such as area or circuit performance. If this approach is 
applied to all the significant failure modes, it will become possible to predict 
the reliability of the IC as a whole, during the design phase. 
This approach offers two significant benefits for the IC manufacturer: 
• the ability to produce more optimized designs, and 
• the ability to predict product reliability without resorting to costly 
qualification procedures. 
1.4 Integrating Design-far-Reliability with the 
CAD Environment 
To be effective, this design-for-reliability strategy must be supported by the 
CAD environment. Software tools must be developed to provide reliability 
data to the design data base, which may be used to create new designs, or 
to modify existing ones. Much of the data required for reliability prediction 
is already available in the design data base and new tools should make use 
of this wherever possible. 
Two paradigms for CAD tools supporting design-for-reliability are pro-
posed. 
A Reliability Analysis Tool This tool makes use of the layout descrip-
tion file, simulation input waveforms and process information to com-
pute the reliability of a chip in the presence of various failure mecha-
nisms. Reliability is evaluated in a piecewise manner, with reliability 
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data on specific failure mechanisms or structures stored individually 
in the data base. It is possible to interrogate this data base interac-
tively. 
Synthesis Tools Tools which perform the operations of device design, 
placement, routing and compaction, taking reliability into consid-
eration. These tools are designed to optimize the trade-off between 
reliability and other design parameters. 
The Reliant program described in Chapter 3 is an example of a reliability 
analysis tool. 
1.5 Previous Work 
vVhen work on this thesis began in June 1985, no reports of software tools 
for IC reliability prediction existed in the literature. In June 1986, the 
author and Prof. K.F. Poole submitted a paper for publication in the IEEE 
Transactions on Reliability, describing methods for the implementation of 
such a program [Frost 87]. In December 1986, two papers were presented 
at the International Conference on Computer-aided Design (ICCAD- 86) 
which partially addressed the problem. [Hall 1986] described a program 
called SPIDER, which determines the current density in interconnects using 
a modified finite difference approach. [Hohol 1986] described RELIC, a 
program which computes cwnulative wear functions for a nwnber of failure 
modes. These papers address aspects of the problem, but do not provide a 
predictive method of assessing the reliability of a VLSI design, in terms of 
hazard rate, probability density function (Pdf) or cumulative distribution 
function (Cdf). Hence this work is the only one which offers a solution to 
this problem. 
1.6 Summary of this Thesis 
Mathematical and statistical models for IC interconnect reliability are de-
veloped in Chapter 2. System models for reliability are introduced and 
a method for predicting the reliability of an IC , based on a systems ap-
proach is presented. This model is used to predict the reliability of a VLSI 
interconnect system which is subject to electromigration. The limitations 
on the applicability of this model are discussed in detail. Models for the 
dependence of interconnect reliability parameters on current density, phys-
ical dimensions and temperature are developed, based on a critical analysis 
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of the available literature. Methods for determining these parameters are 
presented. 
Chapter 3 is devoted to the design of the Reliant software analysis tool 
for VLSI interconnects, which is based on the mathematical and statistical 
models developed in chapter 2. The structure of this program is described 
and the choice of algorithms and data structures is explained. 
In Chapter 4, the performance of Reliant is evaluated using two VLSI 
leaf cells. The limitations of reliability prediction tools based on circuit sim-
ulators are discussed and an alternative approach to MOS VLSI prediction 
using a switch-level simulator, is proposed. 
Chapter 5 summarizes the results achieved and suggests some directions 
for future research. 
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Chapter 2 




In this chapter, a reliability model of a VLSI interconnect system is devel-
oped. The interconnect system is subject to wearout due to electromigra-
tion induced void formation. 
There were several reasons for the choice of this particular reliability 
problem. Interconnects are becoming an increasingly important factor in 
VLSI, occupying a large percentage of the die area and limiting the speed 
performance. It is expected, therefore that interconnect reliability will have 
a major influence on overall chip reliability. The large number of papers 
on electromigration which have appeared since 1970 support this view and 
also provide a useful source of experimental data. A significant feature 
of electromigration is that it is not confined to individual active devices. 
As the interconnect pattern is more closely associated with circuit design 
rather than device design, a method for designing reliable interconnects 
is of particular value to the designers of circuits and software tools for 
automated layout. 
The method was developed with the following goals in mind . 
• It should be "design-sensitive" , reflecting the factors which are influ-
enced by the circuit designer, rather than the process engineer . 
• The algorithms used should be simple enough to enable complex cir-
cuits to be analyzed in a reasonable time. 
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• Because the electromigration process is not yet fully understood, the 
best available physical models should be used. Software should be 
constructed in such a way that better models may be incorporated as 
they become available. 
2.2 A System Model of the Reliability of 
VLSI Interconnect Patterns 
The interconnect patterns found in VLSI circuits are highly complex. How-
ever, these patterns generally consist of collections of a small number of 
features, such as straight conductors, contact cuts and vias. These features 
will be referred to as segments. The reliability of each segment depends on 
the current density in the segment and it's dimensions. Assume that 
• the reliability of each segment is known; 
• the reliability of each segment is independent of all other segments. 
The interconnect pattern as a whole may then be viewed as a system of 
segments, and the reliability thereof may be determined using the theory 
of system reliability. 
Fig. 2.1 shows a block diagram of an-component series- connected 
system. A system of this type has no redundancy and will fail when anyone 
of it's components fails. The reliability of a series-connected system is equal 
to that of the minimum order statistic of the reliability of it's components. 
The minimum order statistic represents the "weakest" component in the 
system. In Fig. 2.2, a parallel-connected system having n parallel paths is 
shown. This circuit possesses redundancy, as all n components must fail 
to cause system failure. The reliability of this system is described by the 
reliability of the maximum order statistic, or "strongest" component. The 
reliability of complex systems may be determined by the decomposition of 
parallel and serial paths. 
The pattern of a complete interconnect mask layer may be treated as a 
series-connected system if and only if the failure of any segment therein will 
lead to the failure of the Ie. This restriction therefore excludes chips having 
built-in redundancy at the functional level. Furthermore, the interconnect 
pattern itself may not contain redundant paths. In the remainder of this 
thesis , non-redundant circuits will be assumed. 
In defining a set of segment types, the following factors were considered . 
• The set must be comprehensive, i.e. it must include all features com-
monly occurring in VLSI interconnect patterns. 
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Figure 2.1: A n-component series-connected system 
• It must be sufficiently "fine-grained" to model the simplest features 
which may occur individually in an interconnect pattern. 
• The condition of mutual statistical independence of the segments (i.e. 
the reliability of any segment is independent of the states of all other 
segments) must always be satisfied. 
• It must be possible to characterize the reliability of each segment type 
independently by means of test structure measurements. 
The following five segment types were chosen, based on these considerations 
(see Fig. 2.3). 
• A straight conductor of length L, width W. This will be referred to 
as a Run segment. 
• A Contact segment containing a contact cut of width W, height H, 
and a surrounding area of metal. A contact only occurs on the lower 








Figure 2.2: A n-component parallel-connected system 
• A Via segment, containing a via cut of width W, height H, and a 
surrounding area of metal. A via only occurs in a multilayer metal-
lization process, between M eiall and M eia12 layers . 
• Step segment, which occurs when a metal track runs over a discon-
tinuity in the underlying surface. This segment type was included 
to model the conductor thinning and stress concentration which may 
occur in such cases. In the following discussion, a step will only 
be considered to have occurred when a M eial1 conductor crosses a 
Polysilicon line at a 90° angle. It is assumed that the intermetal di-
electric has sufficiently planarized the surface that steps will not occur 
on M eia12. Note that the length L of this segment is defined as being 
in the direction of current flow and the width W in the orthogonal 
direction . 
• A Pad segment is used to model the reliability of a bonding pad. 
Each segment has some dimensional parameters associated with it. The 
process of fracturing the interconnect pattern into a set of segments con-
sists of identifying instances of the segment primitives and determining the 
dimensional parameters of each instance. The requirement of statistical 
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Figure 2.3: Set of conductor segment types used to model reliability 
• The length of a segment must be greater than a minimum value. A 
void which forms in a grain boundary will generally have a diameter 
smaller than the median grain size, generally 3f..lm or less. Also, 
there is usually a hillock of material associated with the formation 
of a void, which may drift some distance along the conductor. For 
statistical independence, the minimum segment size must contain the 
region of void and hillock growth. For the first 10% of failures, it has 
been found that voids are generally smaller than the grain size and 
that when a hillock forms , it always does so within lOf..lm of a void 
[LaCombe 1986]. It appears reasonable, therefore to take 3f..lm as the 
absolute minimum segment length, with lOf..lm a more conservative 
value. 
• The flux divergence must be approximately zero at the interface be-
tween two segments and the current flow direction must be perpen-
dicular to the interface. This ensures that the current flow pattern in 
a segment is not influenced by the patterns in adjacent segments. 
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A restriction must also be placed on the maximium current density, to avoid 
thermal interaction. This is discussed in paragraph 2.5.2. The segment 
dimensions shown in Fig. 2.3 are derived as follows. 
Runs The segment has a length L >= 10J.Lm and width W. 
Contacts and Vias These segments consist of a cut of width Wc and 
length Lc. The surrounding metal width is taken as 2.Lambda, where 
Lambda is the minimum feature size of the fabrication process. The 
overall metal width is therefore W = Wc + 4.Lambda. The distance 
from the interface to the edge of the cut is taken as W, at which 
point the flux divergence is approximately zero [Horowitz 1983]. The 
overall metal length is therefore L = Lc + lYc + 4.Lambda. 
Steps A step has a width W and a length L >= 3J.Lm. 
Pads A pad has a length Lp which is the length of the bond wire contact 
area and a width Wp • • 
2.3 Characterizing the Reliability of Con-
ductor Segments 
The approach developed in the preceding paragraph assumes that the reli-
ability of each segment is known. This data must be acquired by means of 
tests on a range of test structures. For accurate reliability prediction, the 
reliability parameters of the manufacturing process must be fully charac-
terized in this manner, on a regular basis. 
2.4 Minimum Order Statistics 
Models for the reliability of the minimum order statistic of a collection of 
segments will now be presented. 
Each segment has a probability density function (Pdf) of lifetime, p(t). 
The associated probability that the segment has failed, or cumulative dis-
tribution function (Cdf), is P(t). Taking the time at which stress is applied 




The reliability of the segment R(t) , which is the probability that it has not 
failed by time t, is 
R(t) = 1 - P(t) (2.2) 
The hazard function, or instantaneous failure rate h(t) is the rate at which 
segments would fail, if a large number of segments were evaluated. 
p(t) 
h(t) = 1 _ P(t) (2.3) 
Consider an interconnect pattern consisting of n segments, each having a 
different Pdf pj(t) and Cdf Pj(t). The Cdf of the interconnect pattern P&(t) 
is given by 
n 
p&(t) = 1 - II(1 - pj(t)) (2.4) 
i=l 
For the special case where all segments are identical, this reduces to 
p&(t) = 1 - (1- P(t)t (2.5) 
It can also be shown that the instantaneous failure rate h&(t) of the in-




The proof of this theorem which is found in most statistics textbooks uses 
a Markov chain model, where each element has an exponential lifetime dis-
tribution. In fact, this is a general result which is independent of the nature 
of the distribution used. A proof of this theorem appears in Appendix A. 
As mentioned in Chapter 1, a maximum failure rate of 10FIT is con-
sidered acceptable for the chip as a whole. This extremely low failure rate 
is attained when Pi(t) « 1. When considering only the "early failures", 
the following approximations may be made: 
n 






The method described here is not limited to conductor failure. It may be 
applied across several failure mechanisms, provided that the aforementioned 
assumptions remain valid. Equations 2.4 and 2.6 may be used to predict the 
Cdf and failure rate of the IC, taking all failure mechanisms into account. 
2.5 Statistical Models of Electromigration 
Failure 
The choice of distributions for the conductor segments, and the dependency 
of statistical parameters on various factors will now be considered. 
2.5.1 Distribution of Conductor Lifetimes 
In the following discussion, the lifetime of a conductor segment refers to 
the time at which an open-circuit occurs. However, the analysis method 
presented here may also be applied to other lifetime definitions, e.g. the 
time at which a 10% resistance increase has taken place. 
In the literature, the lognormal distribution is used by most authors 
to model electromigration failure (see [Black 1974], for example). This 
distribution is generally found to fit experimental lifetest data well. The 
form of the lognormal Pdf is 
( ) 1 ( 1 [In t - In t50] 2) p t = . !<C exp --2 
v2~at a 
(2.10) 
The lognormal distribution is characterized by two parameters, the me-
dian time to failure (Mtf) t50 and the standard deviation a. The lognormal 
distribution is formed by substituting x = In(t) and j.l = In(t so ) in a nor-
mal distribution N( x, j.l, a) . Note that unlike the normal distribution, the 
median is not equal to the mean in a lognormal distribution. Also, the 
parameter a is the square root of the variance of the prototype normal dis-
tribution and not of the lognormal distribution itself. Fig. 2.4 shows the 
Pdf and Cdf of a lognormal distribution having t50 = 1 and a = l. 
The theoretical basis for the use of the lognormal distribution to model 
thermally-activated failure mechanisms such as electromigration is now con-
sidered. In a polycrystalline metal thin film with an ideally textured grain, 
the atomic ft.ux along a grain boundary is [d'Heurle 1978-2]: 
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Figure 2.4: pet) and pet) for the lognormal distribution (tso = 1, U = 1) 
(2.11) 
where Nb is the atomic density, 8 is the effective width of the boundary, d 
is the average grain size, Db is the diffusion coefficient, Z'bq is the effective 
charge, and c is the applied electric field. The diffusion coefficient is a 
negative exponential function of temperature: 
(2.12) 
Substituting 2.12 in 2.11 and writing c = pJ where p is the resistivity of 
the metal and J the electron current density, we obtain 
(2.13) 
The time to failure tL is inversely proportional to the rate of mass transport. 
Neglecting the absolute temperature term below the line in equation (2.13), 
the following expression for t L is obtained: 
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(2.14) 
where C is a constant. The inverse exponential dependence on absolute 
temperature (Arrhenius relationship) shows the influence of thermal energy 
level on atomic mobility. 
Equation (2.14) shows that tL would be lognormally distributed if the 
thermal energy levels are normally distributed. Therefore, apart from it's 
usefulness in describing measured data, the use of the lognormal distri-
bution would appear to have a good theoretical basis. However, an in-
consistency arises when considering conductors of different lengths. As 
the lognormal distribution does not have the property of closure, a series-
connected system of segments, each having a lognormal lifetime distribu-
tion, will have a lifetime distribution which is not lognormal. This poses 
a theoretical problem when comparing conductors having different lengths. 
Consider a conductor of length L,' which has a lognormal lifetime distri-
bution. If two of these conductors are connected in series, the resulting 
conductor of length 2L will not have a lognormal lifetime distribution. In 
practice, the lognormal distribution is used to fit conductor lifetime data 
regardless of the conductor length. 
It has been proven empirically that the minimum order statistic pro-
duces an approximately lognormal distribution for early failures (see Ap-
pendix B). A lognormal distribution is fitted to the minimum order statis-
tical distribution in the region t < < tso by choosing appropriate values of 
tso and u. These fitted parameter values are called t~o and u' respectively. 
Fig. 2.5 shows the result for n = 102, 104 and 106 elements. A good cor-
respondence is obtained over 7 decades of pet), for all values of n. This 
is consistent with the experimental observations of LaCombe, et al that 
the early failures are lognormally distributed for various conductor lengths 
[LaCombe 1986]. Figs. 2.6 and 2.7 show the normalized variation of t~ 
and u' with n, respectively. These graphs may be used to determine the 
parameters of a single via from the parameters of a via chain test structure. 
2.5.2 Mtf Dependency on DC Current Density 
The Mtf of the lifetime distribution is described by equation 2.14, with 
constant C taking a specific value. This constant will be denoted by the 
symbol G, to indicate it's dependence on geometric factors: 
G (Ea) 
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Figure 2.5: log(p(t)) vs. log(t) for minimum order statistic and lognormal 
distribution 
This first-order theoretical expression does not adequately model the de-
pendence of Mtf on current density at all current levels. The following 
expression, originally due to [Black 1968] has been widely used: 
G (Ea) tso = In exp kT (2.16) 
where n is an exponent whose reported values in the literature vary from 1 
to 5 [Huntingdon 1961]' [Black 1968], [Blair 1970]. The measured values of 
n show an increase from 1 for J :::; lOS AI cm2 to 5 for J 2: 2 X 106 AI cm2 • 
The theoretical expression 2.15 therefore only agrees with measured results 
for J :::; lOS Alcm2• In addition to the problem of choosing the correct 
value of n, variations in the value of Ea with stress have also been reported 
[Partridge 1985]. 
tdodelling the effects of stress and temperature on Mtf is extremely 
important for accurate reliability prediction, because measurements are al-
ways performed on test structures at elevated temperatures and current 
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Figure 2.6: t~o/tso vs. n 
conditions using expressions such as 2.16. The use of incorrect values of n 
and Ea can lead to highly inaccurate predictions, when extrapolating over 
several hundred degrees of temperature and two or three decades of cur-
rent density. Recently, McPherson proposed that the variations in nand 
Ea may be accounted for by using a generalized Eyring model for electro-
migration, in which the reaction rate is determined by the stress-dependent 
free energy of activation [McPherson 1986]. Writing McPherson's result in 
a slightly different form, we obtain the following expression for M tf: 
G (Ea) 
tso = Jeff exp kT (2.17) 
where 




Constants 'ito , 'it l and Ea are determined by measurement. The effective 
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Figure 2.7: a'javs. n 
J, for J « 1j1J! (~5 x 105 Ajcm2 ). For J above this value, Jeff increases 
exponentially. Equation 2.17 provides the best model for Mtf currently 
available. 
The existence of a current density threshold in Aluminum, below which 
no electromigration takes place, has been proposed by Blech [Blech 1976]. 
This hypothesis is based on measurements of atom drift velocity using the 
Blech-Kinsbron edge displacement method [Blech 1975]. The test struc-
ture consisted of a stripe of Aluminum deposited on a layer of Titanium 
Nitride. An electric current will tend to concentrate in the stripe, because 
of it's lower resistivity and the stripe is displaced in the direction of current 
flow. The rate of displacement is used as an estimate of average ion drift 
velocity. In testing conductors in this way, Blech found that no displace-
ment occurred at current densities less than 1.1 x 105 Aj cm2 for a 115flm 
long conductor and that this threshold increased with decreasing conduc-
tor length. English, et al have repeated this experiment with fine-grained 
Aluminum and report a threshold which is a factor of 4 lower [English 1983]. 
Blech explained this effect by suggesting that a compressive stress build-
up occurs as the current-carrying portion of the conductor is forced against 
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the non-current carrying portion beyond the anode. The total force applied 
to the conductor by the electron current is proportional to the product of 
the current and the conductor length, and this force must exceed the elastic 
deformat ion limit of the metal before hillocks form at the anode. 
The current density threshold concept has also been used in models of 
interconnect failure due to void formation [Gardner 1987], [Hohol1986]. It 
has not been used here, for the following reasons: 
• The conclusion that the overall length of the conductor influences 
the rate of mass flow, does not correlate with the observation by 
LaCombe, et al that electromigration failure is a local phenomenon. 
The Blech-Kinsbron structure will always produce a global movement 
of material, which will be related to the total force applied to the 
conductor. Void formation, on the other hand, is determined by the 
conditions pertaining at a grain boundary triple-point. Therefore the 
extrapolation of results from the former case to the latter case does 
not have a sound basis. 
• In the case of a conductor whose width is less than the median grain 
size, the conductor is effectively divided into "bamboo" sections, and 
the overall conductor length can have no influence on void formation 
at triple points. 
"'Then considering the effect of current density on Mtf of conductor seg-
ments, the possibility of thermal interaction between neighboring segments 
must be considered. As statistical independence is a requirement, the max-
imum current density must be limited to prevent significant self-heating. 
Consider a conductor of length L, width W and thickness T on the surface 
of a Silicon wafer. The insulating Si02 layer has a thickness H. The ther-
mal resistance of the dielectric layer is given by the following equation, if 
fringing effects are ignored: 
H 
Rth = K,LW (2.20) 
where K, is the thermal conductivity of Si02 • If a current I flows through 
the conductor, the dissipation is 
(2.21) 
where p is the resistivity of Aluminum. Assuming an isothermal substrate, 
the rise in conductor temperature due to self-heating is 
pTHJ2 
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Figure 2.8: 8T vs. J (conductor thickness = 0.5Ilm, dielectric thickness 
= 11lm) 
The rise in temperature as a function of J is shown in Fig. 2.8 for a 
conductor 0.51lm thick, on a 11lm dielectric. The self-heating effect (and 
hence the possibility of thermal interaction) increases rapidly above J = 
106 AI cm2 • This places an upper bound on the current density for which 
accurate results may be expected from the method used. 
2.5.3 Mtf and Current Pulses 
Thus far, the models for Mtf presented have assumed a constant (DC) 
current density J flowing through a conductor segment. In order to ac-
curately predict reliability of real-world ICs, the models must include the 
effect of a time-varying current density jet). The problem of developing a 
model for a general time- varying current density has not been solved yet, 
but several workers have investigated unidirectional and bidirectional cur-
rent pulses [English 1972]' [Bobbio 1974], [Kinsbron 1978], [Schoen 19S0], 
[English 19S3], [Towner 19S3], [Harrison 19S5]. These sources were inves-












Figure 2.9: A series of unidirectional, rectangular current pulses 
waveforms other than perfectly rectangular pulses. 
Fig. 2.9 shows a series of unidirectional, rectangular current pulses of 
amplitude Jp having a repetition frequency f = liT and pulse width t l . 
The duty cycle dis 
d = tl 
T 
(2.23) 
where 0 <= d <= 1. Let tsodc be the lifetime of the conductor when a 
continuous (DC) current of Jp is applied and tsop the lifetime when the 
current pulse series is applied: A second lifetime tsopo may be defined as 
the total "on" time during lifetime tLp. 
(2.24) 
If the DC model for Mtf is applied to the pulse series (which is equivalent 
to assuming that electromigration is a quasi-static process), then only the 
total " on" time will influence the lifetime of the conductor. The lifetime 
in terms of "on" time tLo should therefore be independent of duty cycle 
and could be determined using equation (2.15). The actual lifetime of the 
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conductor would be im'ersely proportional to d. 
(2.25) 
Attempts to verify equation (2.25) experimentally have been reported in 
the literature. Generally, equations of the following form have been used 
to fit the results obtained: 
t _ tSOdc 
sOp - dn (2.26) 
Towner, et al tested Aluminum conductors using a 1kHz square wave with 
duty cycles of 25%, 50% and 75% and having a peak value of 2 x 106 AI cm2 
[Towner 1983]. Their results showed a lifetime enhancement for small values 
of d, which was modeled empirically by equation (2.26) with n equal to 2. 
Miller tested Aluminum conductors at a repetition frequency of 250 
kH z, a peak current density of 4 x 106 Ajcm2 and duty cycles from 25% to 
100% [Miller 1978]. His results are best approximated by n = 3.25. 
Schoen has attempted to explain Miller's results by proposing the ex-
istence of a damage relaxation mechanism, which allows the damage accu-
mulating during the pulse" on" time to be removed during the" off" period 
[Schoen 1980]. While the possibility of a relaxation mechanism cannot be 
ruled out, Schoen's analysis assumes total reversibility of the accumulated 
damage, which is unlikely. Furthermore, in order to match the strong de-
pendence of tsOp on d, he was forced to use an unrealistically small value 
for the time constant of the relaxation process (3.6ms). 
English and Kinsbron have argued that temperature gradients due to 
self-heating are responsible for the divergent results reported by other work-
ers [English 1983]. They have attempted to avoid this problem by mea-
suring electromigration mass transport at current density levels less than 
106 AI cm2 , using the Blech- Kinsbron edge displacement technique. Their 
results are attractive, in that they indicate n = 1 as predicted by the DC 
model. However, this result must be treated with caution because of the 
indirect method of measurement used. 
Little work on the effect of bidirectional current pulses on conductor life-
time has been reported. The lifetime of conductors carrying an alternating 
current is greatly increased, compared to the DC case [d'Heurle 1971]. This 
is indicative of a partial reversibility of electromigration damage, when the 
direction of current flow is reversed. Bobbio, et al have used resistance 
measurements to demonstrate this effect [Bobbio 1974]. The time constant 
associated with the reversal was of the order of several hours. However, 
they did not relate this effect to conductor lifetimes. 
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From the results summarized above, it is clear that there are large vari-
ations in the results obtained by different workers and much of the data is 
inconclusive. A coherent model for pulse- induced electromigration which 
is supported by experimental data does not exist at present , although one 
is currently being developed [Harrison 1988]. As the goal of this thesis is to 
present a method for prediction of interconnect reliability, it was decided 
to use the best model currently available, but to structure the algorithms 
and software tools in such a way that improved models could be included, 
as they are developed. 
2.5.4 A General Model for Electromigration Caused 
by a Time-varying Current Density 
The model used in this thesis is based on the DC model for Mtf. The 
damage function f(t) is defined as that fraction of the median lifetime 
of the conductor which has been consumed by damage at time t. From 
equation (2.17) it follows that 
f( t) = .!.-. = tJeff(j(t)) exp (_ Ea) ( tso G kT 2.27) 
During a time interval 8t at time t, the damage function is increased by an 
amount 8f, where 
8f = Jeff(j(t)) (- Ea) Ct 
G exp kT U (2.28) 
Therefore the total damage to time t is 
f(t) = ~ (fat JeJf(j(T))dT) exp (- :;) (2.29) 
From equation (2.27) , the Mtf may be written in terms of f(t) as follows: 
t G (Ea) 
tso = f(t) = t J~ JeJf(j(T))dT exp kT (2.30) 
Equation (2.30) reduces to equation (2.25), if j(t) is a square wave having 
peak value Jp and duty cycle d and the integral is evaluated across one or 
more cycles of j(t). This provides the most pessimistic estimate of lifetime 
for this case, as there is no lifetime enhancement for small values of d 
included in the model. When considering bidirectional current flow, the 
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Figure 2.10: tso vs. conductor width W 
This model is probably optimistic for the case of a conductor carrying a 
symmetrical current waveform, as it predicts an infinite lifetime for such a 
conductor, independent of the current amplitude. 
2.5.5 The Dependency of t50 and (J on Physical Di-. menSlons 
Finally, the effect of the physical dimensions on tso and u of conductor 
segments will be considered. 
Run Segments 
The relationship between conductor width, tso and u has been widely stud-
ied for the case of straight conductors. Figs. 2.10 and 2.11 show tso and u as 
functions of conductor width VV, determined experimentally by [Kinsbron 
1980J. Similar results have been reported by other workers [Scoggan 1975J, 
[Vaidya 1980], flyer 1984J. tso Shows a linear decrease with decreasing W, 
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Figure 2.11: (T vs. conductor width W 
narrower conductors, the lifetime is improved. (T Increases monotonically 
with decreasing W, but the rate of increase is much greater when W is less 
than the median grain size. The form of these functions may be explained 
in terms of the number of grain boundary triple points which contribute 
to void formation across the width of a conductor (see Fig. 2.12). When 
the conductor is several grain sizes wide, the formation of an open circuit 
requires that a sufficient number of triple points be aligned across the width 
of the conductor. As the width increases, the probability of this occurring 
is reduced and the lifetime is enhanced. Also, the wider the conductor, 
the smaller the variation in lifetime will be between different segments, 
implying a small value of (T. If W is less than the median grain size, the 
conductor acquires a "bamboo" -like grain structure, in wh~ch the migra-
tion of metal is blocked at intervals by grain boundaries perpendicular to 
the direction of current flow. The narrower the conductor, the smaller the 
probability of including a triple point within a segment and so tso increases 
rapidly with decreasing width. (T Increases at small widths because of the 
greater variation in lifetime between segments which contain triple points 
and those which do not. A Monte Carlo simulation of void growth at triple 
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WI 
Figure 2.12: Typical conductor gram structure for different conductor 
widths 
points has provided good qualitative agreement with this model [Nikawa 
1981]. A contributing factor to the increase in (J at submicron linewidths 
is the presence of local width reductions due to photolithographic defects. 
Empirical equations may be used to model the dependencies of the 
geometry factor G and (J on W. Expressions of the following form provide 
a good fit with measured data in the literature [Frost 1987]: 
C3 
G = G(W) = ClW + C2 + Wn (2.32) 
C4 (J = (J(W) = - + Cs Wm 
where Cl ) C2 ) C3 ) C4 ) Cs) nand m are constants. 
(2.33) 
The effect of length on tso and (J has also been widely studied. Conduc-
tor length is modeled implicitly in the minimum order statistical method 
used here. A conductor of length L is modeled as n unit length conductors 
in series) where LE = unitlength = lOl-lm. 
n = L/LE (2 .34) 
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The yariations in tso and (7 with n are derived in Appendix C. The variations 
in effective Mtf (t~o) and Sigma ((7') with n were discussed in paragraph 
2.5.1. 
Contact, Via, Step and Pad Segments 
Little information on the reliability of these structures is available in the 
literature. Prokop and Joseph studied the geometry-dependence of Al- Si 
contact reliability [Prokop 1972], but their results have not been verified by 
other workers. 
2.6 Summary 
A method of analyzing the reliability of an interconnect pattern has been 
presented. This may be summarized as follows. 
• The interconnect pattern is fractured into a collection of segments: 
Runs, Contacts, Vias, Steps and Pads. 
• The Mtf of each segment is determined using equation 2.31. The 
geometry factor G is determined by the segment type and it's dimen-
SIons. 
• Sigma is determined by the segment type and it's dimensions. 
• A lognormal distribution is assumed for each segment. 
• The reliability of the interconnect system is determined as the mini-
mum order statistic of the reliability of all the segments. . 
• The method is limited to current densities less than 106 AI cm2 • 
2.7 An Example 
An approximate analysis was performed on the interconnect mask of an IC, 
of which some conductor characteristics were measured. The circuit was 
a 3100-gate CMOS standard cell design, with double layer metallization 
and a minimum feature size of 2/-lm. Some parameters of the interconnects 
layers are summarized in Table 2.1. A constant current of 3/-lA was assumed 
for all logic interconnects, and the current in the Ground and VDD buses 
calculated accordingly. The geometry factor for Runs was based on the 
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Layer Min. Width Steps Vias/ Thickness Total 
(J-lm) Contacts A Length (J-lm) 
Metal 1 4 55296 36018 6000 367800 
contacts 
Metal 1 3 0 7884 6000 656640 
Vlas 
Metal 2 5 62137 16935 8000 1107500 
VIaS 
Table 2.1: 3100 Gate CMOS standard cell circuit 
data of [Kinsbron 1980]. Simple geometrical models were used to determine 
geometry factors for other segment types (see Appendix D). 
The interconnect failure rate is shown in Fig. 2.13, as a function of 
time. The interconnect pattern is seen to be highly reliable: a failure 
rate of lOP IT is not exceeded for more than 30 years. A breakdown of 
the failure rate data shows that the power and ground buses contributed 
roughly 60% of the total, followed by the contact windows with 30%. Runs 
in logic interconnects contribute less than 2% of the total, despite the fact 
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Figure 2.13: Failure rate of interconnects (3100 gate CMOS circuit) 
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Chapter 3 





In this chapter, the design of the Reliant suite of software tools is described. 
Predicting the reliability of an interconnect pattern requires a data base 
consisting of the following information: 
• the mask layout, 
• current waveforms for each conductor, 
• process reliability data, 
• an environmental specification. 
A high priority when designing Reliant was to develop a tool which could 
easily be integrated into a typical CAD environment. This is important be-
cause reliability prediction tools are not currently used by circuit designers, 
and they will not be easily accepted if they are cumbersome and difficult 
to use. Accordingly, the following principles were laid down. 
• 'When Reliant makes use of data already available in the design en-
vironment, it should be able to access this data in it's existing form, 
without additional user input. 
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Figure 3.1: Block diagram of Reliant 
• The time required to compute reliability must not significantly in-
crease the overall design time. Where possible, reliability calculation 
must take place concurrently with other forms of design verification. 
Fig. 3.1 shows a block diagram of Reliant. It is assumed that the cir-
cuit designer has created a layout of the IC in Caltech Intermediate Form 
(elF) [Mead 1981]. This file is called designname.cif, where designname 
represents the name of the design to be analyzed. It is also assumed that 
the designer has written a SPICE input file with which the design may be 
simulated. This file (designname.spc ) must include device models, analy-
sis specifications and definitions of all external components which will be 
connected to the circuit. A description of the file format may be found in 
[Vladimirescu 1981]. 
Reliant consists of three modules: Extrem, Combine and Sirprice. Ex-
trem fractures the interconnect pattern into segments and stores the seg-
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ment properties in a database file (designname.dbl). It simultaneously 
extracts an equivalent circuit from the layout, modelling the parasitic series 
resistances and capacitances of all conductive layers. A partial transistor 
extraction is also performed. Currently, this module has been implemented 
for nMOS and CMOS technologies. A SPICE- compatible netlist descrip-
tion of the extracted circuit is saved in designname.ext. This file contains 
a resistor for every conductor segment identified by Extrem. 
In order to simulate the extracted circuit, the external components, 
models and analysis specifications must added. The Combine module uses 
the definitions in designname.spc, together with the extracted netlist to 
create an augmented netlist called designname.spr. 
Sirprice simulates circuit behavior and stores the current waveform for 
each segment. This information is used together with the segment database 
to calculate the failure rate of each segment. Sirprice produces several 
output data files. The file designname.dat is the normal SPICE output 
file, and designname.lis is a print file listing the failure rate of each segment 
type, for the first 20 years. File designname.db2 is a reliability database 
which provides an interface to future postprocessors, and segments.dat is 
an interface to a commercial database package (VAX Datatrieve) which is 
used to examine the database interactively. 
Reliant was developed in a VAX/VMS enviromnent. It consists of ap-
proximately 8000 lines of VAX Pascal, plus some modifications to the For-
tran 77 source code of Spice 2G .5. 
3.2 Extrem: A Circuit Extractor for Elec-
tromigration Modelling 
3.2.1 Overview 
Extrem has two functions. Firstly, it fractures the interconnect pattern of 
each metal layer into a set of segments and determine the type and dimen-
sions of each segment occurrence. Secondly, it creates a netlist from which 
the circuit may be simulated and the current in each segment determiped. 
Extrem processes the layout in three phases. During the first phase, the 
CIF layout file is parsed. Wires and polygons are reduced to collections of 
boxes and the hierarchy is flattened. In the second phase, the intersections 
of objects on the various mask layers with one another are determined. In 
the third phase, the segments and equivalent circuit are determined from 
the list of intersections for each box. Segmentation of a layout n may be 
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represented by the following four mappings: 
n(H) -+ n(C) 
n(C) -+ n(I) 
n(I) -+ n(S) 





A general set of hierarchically organized CIF objects n(H), is mapped onto 
a set of fully instantiated Boxes and Labels, n( C). n( C) is mapped onto 
a set of intersections n(I), which in turn is mapped onto a set of segment 
instances n(S), in a data base. The intersections are also mapped onto a 
set of transistors, parasitic resistances and capacitances n(T, R, 5), which 
forms the extracted circuit. Each segment in the data base is linked to a 
resistor in the extracted circuit, by means of a unique ID number. 
3.2.2 Algorithms for Segmentation and Circuit Ex-
traction 
Fig. 3.2 shows a block diagram of Extrem. The CIF Parser performs the 
mapping in equation (3.1). All CIF commands and some common user 
extensions are parsed. Cell calls and transformations are fully instantiated. 
Polygons, boxes and wires are checked for non-Manhattan line segments, 
and error messages indicating the coordinates of such segments are gen-
erated. Only Manhattan objects are processed. Polygons and wires are 
fractured into sets of boxes before processing. Round flashes are ignored. 
The segmentation algorithm will now be described in more detaiL In 
the following analysis, it is assumed that the parser has 
• fully instantiated all symbol calls; 
• replaced Polygons and Wires with collections of Boxes; 
• removed any non-Manhattan geometry. 
These assumptions limit the set of objects which must be processed to 







Figure 3.2: Block diagram of Extrem 
string and ). is the mask layer. If an object Sj is a Box, e will be a null 
string. If Sj is a Label, (Xmin' Ymin) = (xmax , Ymax). 
Each mask layer). has the property of Type, which defines it's function 
in the fabrication process. The set of possible values of Type depends on 
the technology used. For example, a p-Well CMOS process with two metal 
layers would be defined as follows: If 1/ represents the Type of the l-th 
mask layer, then 
1/ € {M etall , M etal2 , Poly , Di f fusion, Cuts, Glass, 
V ias , Pwell , Pplus , BuriedContact , Labels} (3.6 ) 
For a nMOS depletion load process with double layer metal, 
1/ € {M etall , M etal2 , Poly , Di ff usion , Cuts, Glass, 
Vias, I mplant, B uriedContact, Labels} (3.7) 
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The set of layer types having the property of electrical conduction is a subset 
of the full set of layer types. For the MOS processes described above, the 
conductive layers are M etall, M etal2, Diffusion and Poly. 
The Labels layer is reserved for Label objects, which are used to define 
the bonding pads of an IC. The other layers contain only Boxes. 
The electrical characteristics of an IC are determined by relative posi-
tions of the mask objects. Two objects intersect if they enclose the same set 
of points in 2- dimensional Cartesian space. The identification and classifi-
cation of intersections forms the basis of the segmentation algorithm. If two 
Manhattan rectangles intersect, the area of intersection is also a Manhattan 
rectangle. The following algorithm creates a record of every intersection of 
an object on layer i with an object on layer j. 
Algorithm 3.1: Find All Intersections 
For each object on layer i Do 
For each object on layer j Do 
If (X!nin ~ xtnax) And (x!nax ~ X~in) 
And (y!nin ~ ytnax) And (y:nax ~ X~in) Then 
Begin 
Determine intersection type; 
Create intersection record with 
_ . (i j) Xmax - mzn Xmax' Xmax 
Ymax = min(y:nax, ytnax) 
Xmin = max(X!nin, X~in) 
Ymin = max(y!nin, ~in); 
End; 
The intersections are classified according to the types of the layers con-
taining the objects. For nMOS and CMOS technologies, the following 
intersection types are defined. 
Def. 3.1: If Ti = Tj and Ti, Tj € {conductivelayers} then the intersection 
is an Abutment. Note that overlapping objects on the same layer 
have been removed by preprocessing. Therefore intersecting objects 
on the same layer can only abut along a single edge. 
Def. 3.2: If (Ti = Cuts and Tj = Diffusion) or (71 = Diffusion and 
Tj = Cuts) then the intersection type is ContactDif f. 
Def. 3.3: If(Ti = Cuts and Tj = Poly) or (Ti = Poly and Tj = Cuts) 
then the intersection type is ContactPoly. 
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Def. 3.4: If (Ti = Cuts and Tj = M etall) or (Ti = M etall and T j = 
Cuts) then the intersection type is C ontadMl. 
Def. 3.5: If (Ti = Vias and Tj = Metall) or (Ti = Metall and Tj = 
Vias) then the intersection type is V iaMl. 
Def. 3.6: If (Ti = Vias and Tj = M etal2) or (Ti = M etal2 and Tj = 
Vias) then the intersection type is V iaM2. 
Def. 3.7: If (Ti = Poly and Tj = Diffusion) or (Ti = Diffusion and 
Tj = Poly) and the intersection is enclosed by objects on the Pplus 
layer, then the intersection type is P channel. 
Def. 3.8: If (Ti = Poly and Tj = Diffusion) or (Ti = Diffusion and 
Tj = Poly) and the intersection is not enclosed by objects on the 
Pplus layer, then the intersection type is N channel. 
Def. 3.9: If (Ti = Poly and Tj = Diffusion) or (Ti = Diffusion and 
Tj = Poly) and the intersection is enclosed by objects on the Implant 
layer, then the intersection type is N depletion. 
Def. 3.10: If (Ti = Metall and Tj = Labels) or (Ti = Metal2 and Tj = 
Labels) or (Ti = Labels and Tj = Metall) or (Ti = Labels and 
Tj = M etaI2), then the intersection type is Pin. 
The identification and classification of intersections provides the basis 
for determining the current flow patterns in the conductive layers. This 
is il~ustrated by the example in Fig. 3.3. If we consider a single box 
on a conductive layer, the intersections represent areas where the electrical 
variables are modified by interaction with the variables of other objects. For 
example, at an Abutment, current may enter or leave the box horizontally. 
At a Vial, Via2, ContadMl, ContadPoly or ContadDiff there is a 
vertical current flow between the box and a different conductive layer. At 
a Pchannel, N channel or N depletion intersection, the horizontal current 
flow in a Diffusion box is modulated by the voltage on the intersecting 
Poly. The Pin intersection represents a bonding wire connecting to the 
external environment. When an intersection is identified, a node number 
is assigned to it. A copy of the intersection record, including the node 
number, is attached to both objects. 
Before the segments of a conducting layer can be determined, the dom-
inant current flow direction in each object must be established. As can be 









Figure 3.3: An example showing various intersections 
axes, even when the layout is limited to Manhattan geometry. Further-
more, when there are more than two intersections the current flow pattern 
depends on the relative magnitudes of the current components at the in-
tersections. Assuming that these boundary values are known, an accurate 
numerical solution is possible by solving Laplace's equation in two dimen-
sions [Horowitz 1983], [Barke 1985]. This approach was rejected, for the 
following reasons: 
• it is computionally intensive; 
• a priori information about the boundary values is not available; 
• it is only necessary to determine the dominant current flow direction, 
in order to replace the object with a collection of segments. The 
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Figure 3.4: Determination of dominant current flow direction 
The segments defined in Chapter 2 are Manhattan structures, symmet-
rical about the direction of current flow. Therefore the axis-direction (X or 
y) which most closely approximates the real current flow direction in each 
part of the object, must be found. A probabilistic method of determining 
current flow direction may be derived by considering the structures in Fig. 
3.4. If there are n intersections, the total number of potential current paths 
between two intersections is 
I en n. 
2=2!(n-2)! (3.8) 
When the intersections of an object are widely scattered in the x-direction 
but not in the y-direction, these potential current vectors lie close to a line 
parallel to the x-axis, described by the equation 
1 n 
y = Yavg = - LYi 
n i=l 
(3.9) 
Similarly, if the scatter is greatest in the y-direction, the potential current 
flow vectors are approximated by the line 
1 n 




The variances of the x and y coordinates of the centers of the intersec-
tions provide a measure of the scatter in each direction. 
Algorithm 3.2: Finding the Dominant Direction of Current 
Flow Within an Object 
1. Determine Xavg and Yavg using equations 3.9 and 3.10. 
2. Determine V are x) and V ar(y) as follows: 
n 
Var(x) = l)Xi - xavg? (3.11) 
i=l 
n 
Var(y) = :L(Yi - Yavg? (3.12) 
i=l 
3. If V are x) < V ar(y) then dominant direction = x, else dominant 
direction = y. 
Before proceeding with the segmentation of the current object, the pos-
sibility of steps in the M etalliayer must be investigated (it is necessary to 
determine current flow directions in the M etalliayer, before steps can be 
identified) . 
Def. 3.11: A Step intersection occurs when the edge of a Poly object 
crosses a M etall object at right angles to the direction of current 
flow in the M etall object. 
Steps are detected as follows. The M etall and Poly layers are checked 
for intersections, using Algorithm 3.1. The edges of the overlap region 
are compared with the width of the M etall object. If an edge crosses 
more than 75% of the conductor width, an intersection record is generated. 
A single M etall conductor crossing a Poly stripe will contain two Step 
intersections. 
The segmentation of all Box objects on conductive layers is now per-
formed. First, the intersection records for a given Box are sorted in ascend-
ing center coordinate order in the dominant direction of current flow. As 
there are typically less than 10 intersections per box in a VLSI layout, a 
simple bubble sort is used. In order to extract the features occuring on all 
conductive layers, a larger set of segments is defined: 
S egmentTypes = {M etalRun, N onM etalRun, 
ContactDif j, ContactPoly , 
ContactMl, Step, ViaMl, 
ViaM2, Pad, Pchannel, 
N channel, N depletion} 
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(3.13) 
The following partial mapping between intersections and segments exists: 
ContactDif f ~ ContactDif f (3.14) 
ContactPoly ~ ContactPoly (3.15) 
ContactM1 ~ ContactM1 (3.16) 
Step ~ Step (3.17) 
V iaM1 ~ V iaM1 (3.18) 
V iaM2 ~ V iaM2 (3.19) 
Pin ~ Pad (3.20) 
Pchannel ~ Pchannel (3.21 ) 
N channel ~ N channel (3.22) 
N depletion ~ N depletion (3.23) 
Each intersection produces a segment of a specific type. The unmapped 
segment types are the M etalRuns and N onM etalRuns. These occur be-
tween the intersections and are used to link up the segments of other type. 
The five metal interconnect segment types defined in Chapter 2 form the 
following subset of SegmentTypes. 
M etalSegmentTypes = {M etalRun, ContactM1, 
Step, ViaM2, Pad} (3.24) 
A record for each element of MetalS egmentTypes is stored in the data 
base, for use during the reliability prediction phase. This record has the 
format: 
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Segment = Record 
ID : SegmentID; 
Layer: ConductiveLayers; 
SMin, SMax : Array[Direction] Of Integer; 
Length, Width : Integer; 
SDirection : Direction; 
Mtf, Sigma: Real; 
FailureRate : Array[O .. 20] Of Real; 
Case SType : SegmentTypes Of 
End; 
ContactDifIType,ContactPolyType, 
ContactMl Type,ViaMl Type,ViaM2Type: 
(MaxCut,MinCut : Array [D irection] 
Of Integer); 
Extrem assigns values to all the parameters in Segment except for Mtf, 
Sigma and Failure Rate, which are determined by Sirprice. 
The segmentation algorithm may be summarized as follows. 
Algorithm 3.3: Segmentation of an Object 
For i : = 1 To n Do 
Begin 
create a Current Segment record using the 
intersection --+ segment mapping; 
With Current Segment Do 
Begin 
Determine the dimensions; 
Determine the series resistance and parallel 
capacitance; 
If Type € {MetalSegments} Then 
save in designname.dbl; 
Write 7r-section RC equivalent network to 
designname.ext; 
End; 
If i > 1 Then 
Begin 
create a Run segment linking the right ( top) edge 
of the Previous Segment to the left(bottom) edge 
of the CurrentSegment; 
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Figure 3.5: Segmentation and extraction of example in Fig. 3.3 
End; 
Determine the dimensions; 
Calculate the series resistance and 
parallel capacitance; 
If Type € {M etalSegments} Then 
save in designname.dbl; 
Write Tr-section Re equivalent network 
to designname.ext; 
End; 
PreviousSegment := CurrentSegment; 
End; 
Fig. 3.5 illustrates the segmentation of the layout example in Fig. 3.3. The 
segment ID number is shown in the middle of each segment. Fig. 3.6 shows 


















Figure 3.6: Equivalent circuit for the example in Fig. 3.5 
The net list is defined as a SPICE sub circuit called designname, plus 
an instance Xl of this subcircuit. The user-defined Labels on the bonding 
pads are the external net names and these are mapped onto the internal 
node names which have been assigned by Extrem. Channel segments are 
represented by instances of the default pMOS and nMOS devices. Any 
other segment i is represented by a 7r-section network consisting of Ri , GiL 
and GiU or an L- section Ri , Gi • Resistors representing a metal layer are 
designated R$i. The Sirprice simulator automatically stores the currents in 
all resistors having the R$ prefix, for use in the reliability calculation (see 
paragraph 3.4). 
3.2.3 Data Structures for Region Queries 
Because of the large number of intersections which must be found in a 
VLSI design, appropriate data structures for region queries must be used. 
If n objects are stored in a linear list, the problem of finding all objects 
intersecting a given window requires O( n) computation time. A number of 
other data structures have been developed for region queries which yield 
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performance better than O(n). These techniques fall into three groups. 
1. Scan-line Techniques [McCreight 1980), [Gupta 1982], [Ullman 1984]. 
In scan-line techniques, the static two dimensional intersection prob-
lem is transformed into a dynamic one-dimensional intersection prob-
lem. A scan line parallel to the x-axis is drawn across the layout. 
The Xmin and Xmax coordinates of any objects which intersect the 
scan line form a set of intervals which may intersect the window. To 
find the intersecting intervals rapidly, a balanced search tree is used. 
The scan line then advances one coordinate step in the y-direction. 
If an object no longer intersects the scan line, it's interval is deleted 
from the current interval set, while new intervals are added. The pro-
cess is repeated until the scan line has traversed all the objects. The 
scan line algorithm will report the objects intersecting a window in 
O(log(n+i)) time, where n is the number of objects and i the number 
of intersections found. 
2. Quad Trees [Brown 1986], [Finkel 1974]. Quad trees are widely used 
for the manipulation of 2-dimensional geographical data. A quad tree 
is built by recursively dividing a coordinate space into 4 equally-sized 
quadrants, and then classifying the objects according to the quadrant 
in which they fall. The root node of the tree represents the coordinate 
space of the whole layout. Each node has four pointers, each pointing 
to a quadrant. If an object falls entirely within a single quadrant, 
it is loaded onto the tree at the corresponding n~de. In a perfect 
quad tree, the quadrants are subdivided and the objects redistributed 
among the child quadrants until each quadrant contains only one 
object. This may result in a very large data structure containing 
little data. More efficient memory usage is obtained by making the 
tree building algorithm adapt according to the number of objects in 
a particular part of the tree. A threshold is placed on the number 
of objects allowed on a node and when this is exceeded, the node 
is subdivided and the objects are redistributed. This results in an 
unbalanced tree which is deepest in the areas having the greatest 
density of objects. Intersection searching time will depend on the 
number of levels traversed, but is O(log(n)) on average. Objects 
which are bisected by the boundaries of a quad are dealt with by 
maintaining bisector lists at each node, or by multiple storage in 
adjacent quads. 
3. Multi-dimensional Binary Search Trees [Rosenberg 1985], [Bentley 
1975]. These data structures, which are also known as k - d trees, 
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are used in data bases for associative queries based on multiple search 
keys. J{ - d trees may be used in the present application by defining 
the four corner coordinates of a rectangle as keys. Intersection search-
ing time is O(Log(n)). A full description of k - d trees is beyond the 
scope of this thesis. Rosenberg has reported that this structure is 
faster than an adaptive quad tree at finding intersections, but has a 
higher memory usage. 
The multiple storage, adaptive quad tree was chosen because it is easy 
to implement, provides good performance and uses memory efficiently. Fig. 
3.7 depicts the structure of a tree before and after the intersection search. 
The tree nodes are defined as follows: 
Node = Record 
MinquadHor, MinquadVer, MaxquadHor, MaxquadVer : 
Integer; 
Internal~ode : Boolean; 
PtrTollBoxes : ListBox_pntr; 
Count : Integer; 
PtrTosubNode1 , PtrTosubNode2, PtrTosubNode3, 
PtrTosubNode4 : NodePntr; 
End; 
The first four variables define the extents of the quad. PtrToLLBoxes is a 
pointer to the list of objects attached to the node. Instead of storing multi-
ple representations of an object crossing a quad boundary, multiple pointers 
to the same object record "are used. This reduces the memory requirement 
considerably, but precautions must be taken to prevent multiple reporting 
of the same object, from different quads. In a quad tree, an internal node 
contains pointers to subnodes, while a leaf node contains a pointer to a list 
of objects. Internal~ode is a flag which identifies the node as internal or 
leaf. The tree is initialized with the root node a leaf. Count is a tally of 
the number of objects listed on the node, which is incremented when an 
object is stored at the node. When Count reaches a threshold (in this case 
30), the node is redefined as internal and four subnodes are created. The 
objects are redistributed among the subnodes. Because a node can change 
state from leaf to internal, the same data structure is used for both node 
types. If Internal~ode is True, PtrTosubNode1 through PtrTosubNode4 
point to the 4 subnodes. If Internal~ode is False, PtrToLLBoxes points 
to a linked list of pointers to object records. The linked list elements are 
defined as follo-ws: 
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Figure 3.7: Multiple storage, adaptive quad tree 
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ListBox = Record 
Ptr _ To.J3oxInfo : Box; 
PtLTo..N'ext : ListBox_pntr; 
End; 
The pointer PtLTo.J3oxInfo points to BoxInfo, a complete record of an 
object. 
BoxInfo = Record 
MinBoxHor : Integer; 
MinBoxVer: Integer; 
MaxBoxHor : Integer; 
MaxBoxVer: Integer; 
BoxLabel : Packed Array [1..8] Of Char; 
Mark : Boolean; 
AllIntersectionsFound : Boolean; 
IntersectionList : IntersectionPointer; 
End; 
BoxInfo contains the object's coordinates and label. Mark is a flag, which 
is set when the object is found for the first time during a search operation. 
The search algorithm only reports intersections with unmarked objects, 
preventing multiple reporting of the same intersection. The price paid for 
using multiple representation is that all Mark flags must be reset before 
. every search, which entails an extra traversal of the quad tree. The flag 
AllIntersectionsFound is set when an object has been checked for intersec-
tion against all other objects. IntersectionList points to a linked list of 
intersection records, each having the following form: 
Intersection = Record 
Next: IntersectionPointer; 
Done : Boolean; 
Size: Array[Direction] Of Integer; 
Centre: Array[Direction] Of Integer; 
N odeN umber : Integer; 
Case Tipe : Intersection Type Of 
ContactDiff, ContactPoly, 
ContactMl,ViaMl ,ViaM2 : 
(CoincidentNode : Integer); 
Pin: (PinNumber : Integer); 
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Step: (UpperNode : Integer); 
End; 
vVhen an intersection is found, an intersection record is added to the inter-
section list of both objects. 
3.2.4 Technology Dependence 
Up to ten different technologies may defined in the module Technology.Pas, 
which is then linked to the rest of the modules making up Extrem. Cur-
rently, only a p-well CMOS process with double layer metal has been imple-
mented. Other MOS processes could be included with minor modifications. 
Bipolar processes would require new transistor extraction algorithms. 
3.3 Preparing the Netlist for Simulation 
The user prepares a SPICE file called designname.spc. This file must 
contain the following: 
• .MODEL definitions for the transistors; 
• .TRAN analysis specifications and options; 
• external components such as voltage sources and load resistors; 
• a definition of sub circuit designname (this may be empty); 
• an instance Xl of sub circuit designname. 
The node numbers used in the sub circuit call must correspond to the la-
bels on the bonding pads of the layout. The sub circuit is a convenient 
way of "encapsulating" the IC and preventing the user from duplicating 
node names assigned by the extractor. Typically, the user will first sim-
ulate the circuit as designed, to verify it's functionality. Once function-
ality is established, the layout is generated and the equivalent circuit ex-
tracted using Extrem. Combine copies all the information in the .spc file 
to designname.spr, but replaces the contents of the sub circuit definition 
with the circuit extracted by Extrem. The extracted circuit is then simu-
lated using Sirprice, simultaneously verifying both layout correctness and 
interconnect reliability. 
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3.4 Sirprice: A Simulator for Electromigra-
tion Damage 
Sirprice performs a simulation of the extracted circuit and determines the 
reliability of all conductor segments. The functioning of this module is 
illustrated by the following Pascal pseudo-code program. 
Begin 
Rspice( designname,Success); 




Initialize Failure Rates of whole circuit, Runs, Vias, 
Contacts, Steps and Pads to 0; 




For Time := 1 To 20 Years Do 
Compute Failure Rate of Segment I; 
Store Mtf, Sigma and Failure Rate of Segment I; 
Update Failure Rate for Segments of this type; 
Update Failure Rate for all Segment types; 
End; 
Create Datatrieve File; 
End 
Write Diagnostic Message; 
RSPICE is a slightly modified version of SPICE2G.5. The following 
alterations to the Fortran 77 source code have been made. 
• RSPICE is defined as a subroutine, and can be called from within a 
Pascal procedure. A flag is returned to indicate the error status of 
the simulation. 
• At every internal timestep, the time and the current in each resistor 
R$i is saved in a linked list. 
• The analysis temperature is saved. 
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If RSPICE terminates successfully, the reliability of each M etall and M eta12 
segment is computed, using the methods set out in Chapter 2. This in-
volves the integration of information from the segment data base (.db1) 
file , current-time data collected by RSPICE and the reliability characteris-
tics of the technology used. The latter is provided by a technology defini-
tion module Stechnology.Pas, which contains all the constants used in the 
equations discussed below. 
The Mtf is determined using Equation (2.31), with the geometry factor 
G given by Equation (2.32) and T equal to the analysis temperature spec-
ified by the user in the .spc file. (j Is determined using Equation (2.33). 
The failure rate is then calculated for the first 20 years. Mtf, (j and the 
20 failure rate values are added to the segment record and stored in a new 
data base file, designname.db2. Running totals of the 20 failure rate values 
for each segment type and the total values for the interconnect pattern are 
updated. Finally, a call interface to VAX Datatrieve is generated from the 
.db2 data base [DEC 1981]. The application of Datatrieve for interactive 
examination of reliability data is described in the next section. 
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Chapter 4 
EVALUATION OF RELIANT 
4.1 Calibrating the Reliability Models 
Calibration of Reliant for a specific fabrication process requires the lifetime 
measurement of a number of test structures. Table 4.1 summarizes the de-
pendencies of tso and (J on the various constants which must be determined. 
If simple linear regression models for dependency on W, L, Wc and Lc are 
assumed, a total of 14 test structures and 26 independent tests are required. 
The sample size for each test must provide statistically meaningful results, 
with the emphasis on the early failures. An evaluation of a fabrication 
process is beyond the scope of this thesis, whose goal is to present methods 
and tools for use by designers in an industrial environment. Many semi-
conductor manufacturers include electromigration monitors in their process 
evaluation programs and may have sufficient data available to perform a 
calibration. In the absence of such data, Appendix E details a comprehen-
sive test chip which may be used for this purpose. 
Segment tso (J No. of No. of 
Type Structure.9 Te.9t.9 
Run (M etall) W,Ea, W W 2 4 
Run (M eta12) W,Ea, W W 2 4 
Step W,Ea, W W 2 4 
Contact Wc, Lc, Ea, W Wc, Lc 3 5 
Via Wc, Lc, Ea, W Wc, Lc 3 5 
Pad W,Ea, W W 2 4 
14 26 
Table 4.1: Dependencies of tso and (J for each Segment Type 
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Parameter GEINV GEBING 
@ T = 27°C @ T = 80°C 
Run time (VAXll/785): 
1) Spice 335 15205 
2) Extrem 1.75 7.45 
3) Combine 0.55 1.7s 
4) Sirprice 445 16105 
5) Reliant (2 + 3 + 4) 44.25 16195 
6) Reliant/Spice 1.33:1 1.06:1 
No. of nodes 88 522 
No. of transistors 4 26 
Area 2727J-tm2 12827 J-tm 2 
No. of segments 100 601 
No. of metal segments 58 351 
Failure rate (FIT) 
@ t = 20yrs. 4.2x10-15 9.7x10-2 
Table 4.2: Summary: Reliant analysis results for GElNV and GEBlNC 
4.2 Two Examples 
Reliant was used to evaluate the reliability of a CMOS standard cell 4-bit 
binary ripple counter with reset [GE 1986]. A ClF layout file was supplied 
by the manufacturers. This file was first modified with a mask editor to 
remove some non-Manhattan geometry. The BlNR4 counter consists of 
a double inverter input stage (which buffer the clock and generates it's 
complement) and four counter stages. First, the four-transistor input stage 
(GElNPUT) was simulated for two clock cycles at a temperature of 27°C. 
Fig. 4.1 shows the user interaction with Reliant. 
The user's simulation file geinput.spc appears in Fig. 4.2 and Fig. 4.3 
shows the Sirprice input file geinput.spr. Bonding pads were added to the 
layout before simulation, as shown in Fig. 4.4. Fig. 4.5 is a graph of the 
tabulated results in geinput.1is. The failure rate is 4.2 X 10-15 FIT after 20 
years and the major contributors to the failure rate are the contacts. 
A single counter stage plus the double inverter (GEBlNC) was then 
analyzed for two clock cycles at a temperature of 80°C. The layout and 
analysis results appear in Figs. 4.6 and 4.7 respectively. The Failure rate 
is 9.7 X 10-2 FIT after 20 years and the major contributors are the steps. 
Table 4.2 summarizes the results of the two analyses. For both circuits, 
the major contribution to run time was the circuit simulation phase. Cir-
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$ r ext rem 
EXTREM Version 1 . 0 
The folloving technologies have been defined : 





Include parasitic capacitances? (YIN) 
Y 
Parsing geinput.cif .... 
No errors detected in CIF file 
OK 
Building quad search trees . . .. 
OK 
Finding all intersections betveen layers .... 
OK 
Extracting conductor segments and equivalent circuit . ... 
OK 
Segment records stored in geinput . DBl 
Spice netlist stored in geinput . EXT 
CIF output stored in geinput.K 
Total cpu time: 1 . 6E+00 seconds 
$ r combine 
COMBINE Version 1 . 0 
Design Name? 
geinput 
Reading external circuit and analysis specs from geinput.SPC .... 
OK 
Spice netlist stored in geinput.SPR 
Total cpu time: 4.5E-Ol seconds 
$ r sirprice 
SIRPRICE Version 1.0 
The folloving technologies have been defined: 





Simulating circuit in geinput.SPR .... 
Simulation completed . 
Regular Spice output stored in geinput.DAT 
Calculating reliability . .. 
Creating Datatrieve records ... 
Total cpu time: 4.2E+Ol seconds 
Figure 4.1: User interaction with Reliant 
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USERS SIMULATION OF GEINPUT 
VIN 3 0 PWL(O 0 lN 5 3N 5 4N 0 6N 0) 
VDD 1 0 DC 5 
VSS 2 0 DC 0 
CLl 4 0 O.OlP 
CL2 5 0 O.OlP 
Xl 
+ 2 1 543 
+GEINPUT 
. SUBCKT GEINPUT 
+ 2 1 543 
Ml 4 3 1 1 PMOS L-3U W-22U 
M2 4 3 2 2 NMOS L-3U W~22U 
M3 5 4 2 2 NMOS L-3U W-22U 
M4 5 4 1 1 PMOS L-3U W-22U 
.ENDS GEINPUT 
.MODEL NMOS NMOS LEVEL-3 RSH-O TOX-215E-l0 LD-O.16E-6 XJ-0 . 14E-6 
+ CJ-1.6E-4 CJSW-1 .8E-10 UO-550 VTO-1.022 CGSO&1.3E-10 
+ CGDO-l .3E-10 NSUB-4E15 NFS-1E10 
+ VMAX-12E4 PB-0.1 MJ-O.5 MJSWcO.3 THETA-O .06 KAPPA-0 .4 ETA-O.14 
.MODEL PMOS PMOS LEVEL-3 RSH-O TOX-215E-10 LD-O .3E-6 XJ-0.42E-6 
+ CJ-1 .1E-4 CJSW-5.4E-10 UOc180 VTO--1.046 CGSOc4E-10 
+ CGDO-1.3E-10 TPG--l NSUB-1E15 NFS-1E10 
+ VMAX-12E4 PB-O.1 MJ-O.5 MJSW-0 .3 ETA-0.06 THETA-0.03 KAPPA-0.4 
. OPTIONS NODE 
.TRAN . 0511 611 
.PRINT TRAN V(3) V(4) V(5) 
. END 
Figure 4.2: Spice input file geinput.spc 
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USERS SIMULATION OF GEINPUT 
VIN 3 0 PWL(O 0 lN 5 3N 5 4N 0 6N 0) 
VDD 1 0 DC 5 
VSS 2 0 DC 0 
CLl 4 0 O. 01P 
CL2 5 0 O.OlP 
• Circuit extracted from geinput . cif by Extrem 
Xl 
+ 2 1 543 
+GEINPUT 
.SUBCKT GEINPUT 
+ 2 3 145 
Cl 57 0 6.2E-14 
R$l 1 57 1.6E-07 
C2L 6 0 6 .2E-15 
C2U 57 0 6.2E-15 
R89 52 86 1.0E-06 
M3 87 42 86 999 PMOS 
R90 87 55 1 .0E-06 
R91 55 41 1.0E-06 
C93L 41 0 4.0E-15 
C93U 88 0 4.0E-15 
R93 41 88 2.4E+00 
M4 89 43 88 999 PMOS 
R94 89 53 1.0E-06 
R95 53 51 1. 0E-06 
C96L 41 0 1 . 0E-15 
C96U 56 0 1.0E-15 
R96 41 56 1.lE+Ol 




.MODEL NMOS NMOS LEVELz 3 RSH-O TOXz 275E-l0 LD-0.16E-6 XJ-0.14E-6 
+ CJ-l.6E-4 CJSW-l . 8E-l0 UO-550 VTO-l.022 CGSO-l.3E-l0 
+ CGDO-l .3E-l0 NSUB-4E15 NFS-1El0 
+ VMAX-12E4 PB-0.7 MJ-0.5 MJSW-0.3 THETA-0.06 KAPPA-0.4 ETA-0 . 14 
.MODEL PMOS PMOS LEVEL-3 RSH-O TOX=275E-l0 LD-0.3E-6 XJ-0 .42E-6 
+ CJ-7.7E-4 CJSW-5.4E-l0 UO- 180 VTO--l.046 CGSO-4E-l0 
+ CGDO-l .3E-l0 TPG--l NSUB"7E15 NFS"lEl0 
+ VMAX-12E4 PB-0.7 MJ-0.5 MJSW-0 .3 ETA-0.06 THETA-0.03 KAPPA-0 .4 
.OPTIONS NODE 
.TRAN .05N 6N 
.PRINT TRAN V(3) V(4) V(5) 
.END 
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Figure 4.4: Layout of GEINPUT 
cuit extraction and net list generation amounted to 5% of the total run time 
for GEINPUT and 0.5% for GEBINC. Extractor efficiency is usually eval-
uated in terms of the number of transistors extracted per second. Because 
Extrem extracts segments rather than devices, efficiency must be measured 
in segments per second. The extraction rate was 59 segments/s for GEIN-
PUT and 81 segments/s for GEBINC. These results compare favorably with 
those reported elsewhere [Gupta 1982]. 
The run time of Sirprice is greater than that of Spice, because of the 
additional reliability calculations which are performed. The larger data 
structures also lead to more page faults in a virtual memory system. The 
time difference is O( n), where n is the number of nodes. As the simulation 
time is O( n 2 ), this difference becomes negligibly small for large circuits. 
Fig. 4.8 shows how the Datatrieve interface was used to optimize the 
interconnect reliability of GEBINC. First, segment 79 was found to have 
the highest failure rate at a specific time (arbitrarily chosen as 20 years). 
The failure rate of this segment was 7.775 x 10-3 FIT. All segments having 
a failure rate greater than 5.0 x 10-3 FIT were then found. The 11 segments 
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Figure 4.5: Failure rate vs. time for GEINPUT 
81 % of the total failure rate for all 351 segments. When their center coor-
dinates were listed, these were found to be clustered along a line between 
points (66,31.5) and (85.5,31.5). On examination of the layout with a mask 
editor it was found that the 11 segments belonged to a single conductor, 
which had a width of 3J1.m. 'This width was increased to 4J1.m and the 
analysis repeated. The failure rate after 20 years was then 4.5 x 10-3 F IT, 
representing a twentyfold improvement for a mere 0.6% increase in area. 
4.3 Limitations 
The following limitations of Reliant have been identified. 
1. The probabilistic method of determining current flow direction some-
times produces transistors with the length and width exchanged. This 
occurs when the channel width is much larger than the source or drain 
width. A solution would be to use conventional circuit extraction 
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Figure 4.6: Layout of GEBINC 
2. Initially, Spice DC convergence problems (pivot element < PIVTOL) 
were experienced with GEBINC. This was cured by placing a lower 
limit of In on the value of any extracted resistor. Transient conver-
gence problems were eliminated by ramping VDD • 
3. Because of the fine grain of the segmentation algorithm, even simple 
layouts result in extracted circuits containing several hundred nodes. 
For the two examples shown, there are 20 - 25 extracted nodes per 
transistor. The use of SPICE to simulate these circuits limits the 
application of Sirprice to VLSI cells containing no more than a few 
hundred transistors. As an experiment, nodal capacitances were omit-
ted. This resulted in a 20% improvement in speed but produced fail-
ure rates which differed by orders of magnitude from the results de-
scribed above. An alternative solution would be to compact the nodes 
within a conductor branch, by redistributing the nodal capacitances 
to the branch ends and combining the branch resistors in series. A 
third possibility is to make use of event-driven simulation techniques 
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Figure 4.7: Failure rate vs. time for GEBINC 
following paragraph. 
4.4 Extending the VLSI Capability of Re-
liant 
Because the time required to solve a set of n circuit equations is O(n2 ), 
the behavior of logic circuits containing more than a few hundred elements 
is usually analyzed using event-driven simulation techniques. In an event-
driYen simulator, the nodal voltages and impedance levels are discretized to 
represent a number of pre-defined logic states. An event occurs whenever 
the state of a node changes. The effect of the event on other nodes is 
giYen by Boolean expressions defining the logic functions of the circuit and 
time delays associated with each state change. When an event occurs, the 
next state of all nodes is evaluated and a list of pending events is compiled 
for nodes whose state will change. The time delays are computed and the 
pending events are scheduled by means of a queue. 
Two kinds of event-driven simulator are in general use: the logic simu-
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DTR> READY SEGMElITS READ 
DTR> FIND ALL SEGMENTS 
[351 records found] 
DTR> FIND SEGMENTS WITH LAMBDA20 z MAX(LAMBDA20) 
[1 record found] 
DTR> SELECT 
DTR> PRINT ID. SEGMEllTTYPE .XMIN. YMIN. LAMBDA20 
ID SEGMENTTYPE ' XMIN YHIN 
79 STEP 10650 3000 
DTR> FIND ALL SEGMENTS WITH LAMBDA20>5E-3 
[11 records found] 
DTR> SELECT 















DTR> PRINT ALL SEGMENTTYPE. (XMIN+XMAX)/2. (YHIN+YHAX)/2 
SEGMENTTYPE 
STEP 6600.000 3150 . 000 
STEP 6900.000 3150.000 
STEP 7800 .000 3150.000 
STRAIGHT 7350.000 3150.000 
STEP 8100 .000 3150 . 000 
STEP 9000 .000 3150.000 
STRAIGHT 8550.000 3150.000 
STEP 9300.000 3150.000 
STEP 9700 .000 3150.000 
STEP 10000 .000 3150 . 000 
STEP 10700 .000 3150.000 
DTR> 
Figure 4.8: Identification of highly-stressed segments using Datatrieve 
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lator and the switch-level simulator. In the former , the circuit is modeled 
as a collection of modules, each having a primitive Boolean function, e.g. 
AND, OR. As each Boolean function may correspond to a circuit contain-
ing several transistors, there is not a close correspondence between the logic 
simulator model of circuit function and the topology of the circuit. 
4.4.1 Switch-level Simulation Techniques 
The switch-level simulator represents each MOS transistor as a switch 
whose state (open, closed) is determined by the state of a controlling node 
(0,1) [Bryant 1984], [Hayes 1984]. Therefore, no abstractions are made 
about the network topology, only about the transistor model. In most 
switch-level simulators, the conductance of the transistor in the on state is 
also modeled. This parameter is sometimes referred to as the strength of 
the transistor and is represented by a set of discrete values. The state of a 
node is determined by an ordering of the strengths of the transistors con-
nected to the node. In Terman's RNL simulator, a semi-analog approach is 
followed. The total resistances between a given node, VDD and Ground are 
determined and a voltage divider method is used to determine the voltage 
on the node. A threshold function is applied to this voltage to determine 
the logic state of the node. Nodal capacitances to ground are used together 
with the transistor conductance values to compute the delay at each node, 
by means of a single time constant RC modeL The variation in channel 
resistance with Vd .. is modeled by defining static and dynamic resistors for 
each transistor [Terman 1985]. 
4.4.2 A Method for Estimating Interconnect Relia-
bility using a Switch-level Simulator 
Switch-level simulators do not provide the user with explicit voltage or cur-
rent waveform information, although an approximate nodal voltage value 
or waveform may be implicitly assumed in the methods of next state and 
delay determination. The possibility of extracting sufficient information 
about branch current waveforms to estimate interconnect reliability is now 
considered. It is assumed that circuit extraction has been performed on the 
layout, and the equivalent circuit contains the following elements: 
• MOS transistors defined by linear static and dynamic resistances; 
• parasitic interconnect resistances; 
• a capacitance from each node to ground. 
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The steady-state behavior of the network is derived from a linear net-
work consisting of transistor static resistances and parasitic interconnect 
resistances. The steady-state nodal voltages after each event may be de-
termined by one of the following methods . 
• IT all resistive networks are proper trees to VDD or Ground, equivalent 
resistances to each of the global nodes may be determined by a tree 
search algorithm. This is the method used in the RNL simulator. 
• For general resistive networks, the circuit equations must be solved. 
However, this could be done much faster than ' in Spice because the 
networks are linear and only those parts of a network affected by an 
event need be analyzed. 
With all node voltages known, the steady-state currents in the interconnect 
resistors may be determined. 
The transient behavior of the network is derived from a linear network 
consisting of transistor dynamic resistances, parasitic interconnect resis-
tances and a capacitor C j to ground from each node i. Transient currents 
are the result of charging or discharging of the nodal capacitances. The 
damage function expression in equation (2.29) may be written as follows: 
( 4.1) 
where B is a constant. Therefore 
f(t) B lot sinh(wj( r ))dr (4.2) 
- B lot ! (Wj(r) + (Wj(r))2 + ... ) dr (4.3) 
- B [Q + ~ r i2(r)dr + ... J (4.4) 
A A22! Jo 
(4.5) 
where A is the cross-sectional area of the conductor and Q is the total 
charge through the conductor. Therefore as a first approximation 
f (t) ~ BQ 
A 
(4.6) 
This approximation is accurate if j(t) ~ 1/'11 = 5.0 x 105A/cm2 • When 
current densities are below this threshold (a reasonable assumption for 




T I I I 
Figure 4.9: Charge movement in a MOS circuit 
total charge movement accurately. The precise current waveform is not 
important. The charge movement into node i is 
(4.7) 
where Vio and Vioo are the initial and final voltages on node i, respectively. 
If the resistive network is a proper tree, the charge movements may be 
determined by searching the tree and accumulating the charges from the 
leaf nodes to the root. This is illustrated by the example in Fig. 4.9. 
Nets such as VDD and Ground are considered global if the voltage at 
every point in the net is independent of the current flowing into or out of 
the net. Once the static and dynamic currents in the logic networks have 
been determined, the equivalent circuits of the global nets may be analyzed 
with the logic currents modeled as current sources (see Fig. 4.10). 
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This thesis has demonstrated the feasibility of predicting the reliability of 
VLSI interconnects during the design phase. Models for failure rate of con-
ductors based on a lognormal distribution of lifetime have been developed 
and a methodology for determining the failure rate of complex intercon-
nect patterns presented. The intrinsic lifetime of Ie interconnects may be 
determined in this manner. The implementation of this methodology in a 
software tool for reliability analysis has been described and the functioning 
of the tool h~ been demonstrated for two VLSI leaf cells. It has been shown 
that reliability analysis may be achieved concurrently with layout verifica-
tion by simulating an extracted equivalent circuit , and that the overhead 
for reliability prediction is small. However, the use of a circuit simulator 
limits the size of circuits which may be analyzed to a few hundred transis-
tors at most. A method of overcoming this limitation has been proposed. 
This method uses an event-driven switch-level simulator to model the logic 
interconnects and global nets are accommodated using a simple current-
source model. 
The role of local and global variations in conductor width due to process 
disturbances (e.g. spot defects, over /underetching) has not been considered 
in this thesis. A worst-case analysis of global variations may be made by 
preprocessing the mask description file to include maximum overetching 
of conductors. Spot defects are related to the incidence of early failures 
and the inclusion of these effects necessitates the use of a different lifetime 
distribution to model infant mortality. It should be noted that the method-
ology proposed here places .no restriction on the distribution used. A paper 
(co-authored by the present author) describing the distribution of early 
EM failures is currently in the review process and a draft copy is included 
in Appendix F. This aspect needs further study, for example, to develop 
efficient means of parameter estimation for the early-failure distribution. 
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In this regard, the relationship between yield failures due to spot defects 
and early reliability failures should be investigated. These phenomena are 
obviously closely related, and the high cost of lifetime testing makes the 
characterization of the early lifetime distribution from yield data an ex-
tremely attractive possibility. 
In it's present form, Reliant provides a good indication of the intrinsic 
lifetime and relative reliability of conductor segments, and should prove 
a useful design tool in an industrial environment, for identifying highly 
stressed areas of an interconnect layout. Historically, minimum feature 
sizes and failure rates measured in industry have shown a steady decrease, 
while circuit complexity has increased dramatically. These results would 
appear to contradict the conclusions reached in this thesis that decreasing 
linewidths and increasing complexity must lead to higher failure rates. It 
must be borne in mind that currently, Reliant only models the wearout 
portion of the bathtub curve. The measured decrease in failure rates is 
ascribable to a reduction in defect density and concomitant decrease in 
infant mortality failures. The inclusion of local and global process variations 
into Reliant would produce a bathtub-shaped failure rate prediction, with 
results more in line with those measured in industry. 
The Reliant program has the potential to be extended in three direc-
tions. For MOS VLSI circuits, the switch-level simulation techniques pre-
sented in Chapter 4 may be implemented. This extension could probably 
be based on an existing simulator such as RNL, but would definitely require 
some internal modifications to this tool. To address the bipolar area, new 
device extraction algorithms must be written. Because of the high current 
densities existing in ECL circuits, this may prove to be the main area of 
application for Reliant. Finally, a long term goal should be the inclusion of 
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Appendix A 
DERIVATION OF THE 
FAILURE RATE OF A 
SERIES-CONNECTED 
SYSTEM 
h (t) = Ps(t) 
s 1 - P,,(t) 
_ 7ft p" 
- 1- PII(t) 
7ft (1 - IT?=l [1 - Pi(t)]) 
- ITj=d1 - Pj(t)] 
_ Ei=l (7ft Pi(t) ITi-::\ [1 - Pk(t)] ITi=i+1 [1 - p/(t)]) 
- ITj=l [1 - Pj ( t)] 
= t 7ft Pi(t) 










FITTING A LOGNORMAL 
DISTRIBUTION TO THE 
MINIMUM ORDER 
STATISTIC 
It will be shown that the minimum order statistic predicts approximately 
lognormal behavior for early failures. Consider a conductor consisting of 
n identical segments, each having parameters tso and a. From equations 
(2.6), (2.8) and (2.10), the failure rate of the conductor based on a series 
model is 
h8(t) ~ ~ exp (~ [In(t) -In(tso)]2) 
27rat 2 a 
Writing 
x In(t) 
J.L - In(tso) 
Gs(x) - In(hs (exp(x))) 





Gs(x) = In(n) -In(yI2;a) - x - 0.5 [J.L ~ xr (B.5) 
The derivative of Gs(x) is 
d J.L-X 
-Gs = ---1 dx a2 (B.6) 
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Alternatively, the conductor may be modeled as a single element described 
by a lognormal distribution with parameters t~o and (7': 
, 1 (1 [In(t) -In(t~o) 12) 
h (t) ~ rn= exp -2 ' 
V 27r(7't (7 
Writing 
x - In(t) 
J.L' - In( t~o) 
G'(x) In( h' (exp(x ))) 
we obtain: 
G'(x) = -In( J2;,,') - x - 0.5 [1";, xl' 
The derivative of G'( x) is 












with x = a. (7s Is determined by solving the resultant transcendental equa-
tion 
With (7' known, J.L' may be determined as 
(7' 
J.L' = a + -(J.L - a) (7 




The results of the curve fit appear in Fig. 2.5. The normalized variation 
of t~o and (7' with n appear in Figs. 2.6 and 2.7 respectively. 
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Appendix C 
VARIATION OF t50 AND () 
WITHn 
The Pdf of a series connected system of n identical elements is 
Ps(t) = 1 - (1 - P(t)t (C.1) 
Let tsos be the Mtf and 0-& the Standard Deviation of the system lifetime. 
If t = tsos , then Ps(t) = 0.5. Equation (C.1) may be solved for the corre-
sponding '\-alue of P(t) as follows: 
1 
P(tsos) - 1 - (1- Ps(tsos)F 
1 = 1- (0.5) .. 
(C.2) 
(C.3) 
Using equation (C.3), we may determine tsos for a known distribution P(t). 
The normalized Mtf is shown as a function of n in Fig. C.l. 
Determining 0-s of the minimum order statistic is complex for the log-
normal distribution. The following approximate method was used. The 
prototype normal distribution P( x), where x = In( t) was approximated by 
a 3-parameter Weibull distribution, with c = 3.288 [Johnson 1970]: 
(C.4) 
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Figure C.1: tsos/tso vs. n 
The standard deviation of P
6 
( x) is 
1 
(7s = an-~ [r(2c-1 + 1) - (r(c-1 + 1)?r2 
and therefore 
(7s _1 
- n c 
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OF A 3100 GATE CMOS 
STANDARD CELL DEVICE 
D.I Approximate Models of Contact, Via 
and Step Segments 
It is assumed that the failure rates of these segment types have the same 
dependency on time, current density and temperature as a Run segment. 
In all three cases, a conductor crosses a beveled discontinuity. It is assumed 
that the Aluminum has been deposited to a uniform height d in the vertical 
direction. If the height of the discontinuity is h and the bevel angle 8, then 
the metal thickness on the sidewall is 
do = dcos(8) (D.l) 
The length of the sidewall is 
h 
L 0 = --:---:-=-:-
sin(8) 
(D.2) 
Only the sidewall is considered to contribute to the failure rate. Steps, 
Vias and Contacts are therefore represented as Runs having length = Lo 
and thickness = do. 
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D.2 
n1 (n-1) I 21 I 
I I I I 
Figure D.1: Layout of VDD and Ground buses 
Derivation of The Failure Rate of a Pow-
er Bus Section 
The VDD and Ground bus structures are shown in Fig. D.l. Gates are 
assumed to be uniformly distibuted along each branch of the bus, a distance 
Lg apart. Each gate draws a current I from the VDD bus and feeds it into 
the Ground bus. Numbering the bus segments from 1 (furthest from the 
bonding pad) to n, the current in the j-th segment is jI. 
lt is assumed that J :::; 5.0 X lOs A/cm2 , therefore Jeff ~ J. From 
equation (2.17), the Mtf of the j-th segment is 
Where 
I 
tSOj = j I 





The failure rate of a bus branch is 
n 1 ( [In(t)-ln(-+t)]2) hB(t) = :L yI2; exp -0.5 J 
j=l 27r(jt 17 
(D.5) 
It is possible to derive a closed form expression for hB(t). Let x = In(t). 
The failure rate of the j-th segment may be written as follows: 
hj(t) = ~ exp((j-2[-0.5x2 + x In(-r) - x In(jI) -
27r(jt 
0.5 (In(-y) -In(jI))2]) (D.6) 
1 
- y'2i exp((j-2[-0.5x2 + x In(-r) -
27r(jt 
0.5In2(-y) + In(jI)(ln(-r) - x - 0.5In(jI))]) (D.7) 
~ eXP((j-2[_0.5(ln(t) -In(-r))2] x -
27r(jt 17 
exp([ln(-y) - In( t) - 0.5In(j I) ]2In(j I)) 
17 
(D.8) 
- 1 exp( _0.5[ln(t) -In( ')]2) x 
y'2i(jt 17 
exp( ~(j I) In(j I)) (D.9) 
where 
In( -y ) 
~(jI) = t7i1 (D.lO) 
172 
Therefore 
hB(t) - 1 exp ( -0.5 [In( t) -In(-y) n t (jI) .(iI) 
yI2;(jt 17 j=l 
(D.ll) 
n 
C(t):L (jI)~(jI) (D.12) 
j=1 
The summation may be approximated by an integral for large n , with j a 
continuous variable: 
hB(t ) ~ C(t ) in (j I)~(j I) dj (D.13) 
C(t )(j2n . (In(nI)ln(i!:Tt)) 
- 1 ( J...-. ) exp 2 
n n I t 17 
(D.14) 
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Appendix E 
A TEST CHIP FOR 
CALIBRATION OF 
RELIABILITY MODELS 
A test chip for calibrating the reliability models used in this thesis was 
designed. This device contains the following test structures: 
1. METALl OVER POLY BARS: 32J.Lmx250 
2. METALl OVER POLY BARS: l6J.Lmx250 
3. METALl OVER POLY BARS: 8J.Lmx250 
4. METALl OVER POLY BARS: 4J.Lmx250 
5. METALl OVER POLY BARS: 2J.Lmx250 
6. 52 VIAS: 8J.Lmx8J.Lm 
t. 44 VIAS: 4J.Lmx l6J.Lm 
8. 66 VIAS: 4J.Lmx8J.Lm 
9. 82 VIAS: 4J.Lmx4J.Lm 
10. 76 VIAS: 2J.Lmx8J.Lm 
11. 100 VIAS: 2J.Lmx4f.Lm 
12. 110 VIAS: 2J.Lmx2J.Lm 
13. 152 CO~TACTS: 2f.Lm x 2J.Lm 
89 
14. 64 CONTACTS: 8J.Lmx8J.Lm 
15. 64 CONTACTS: 4J.Lm x 16J.Lm 
16. 88 CONTACTS: 4J.Lmx8J.Lm 
17. 106 CONTACTS: 4J.Lmx4J.Lm 
18. 106 CONTACTS: 2J.Lmx8J.Lm 
19. 134 CONTACTS: 2J.Lmx4J.Lm 
20. RUNS (M2): 4J.Lm x 1000J.Lm 
21. RUNS (M2): 8J.Lmx1000J.Lm 
22. RUNS (M2): 16J.Lmx1000J.Lm 
23. RUNS (M2): 32J.Lmx1000J.Lm 
24. RUNS (M1): 2J.Lmx1000J.Lm 
25. RUNS (M1): 4J.Lmx1000J.Lm 
26. RUNS (M1): 8J.Lmx1000J.Lm 
27. RUNS (M1): 16J.LmxlOOOJ.Lm 
28. RUNS (M1): 32J.LmxlOOOJ.Lm 
The layout of the test chip appears in Fig. E.1. 
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mechanism. 
Reader Alds-
Purpose: Advance the state-of-the-art 
SpeCial math needed for explanations: Statistics 
Special math needed to use results: None 
Results useful to: IC design engineers, CAD tool developers. 
Abstract-A series model is used to determine the intrinsic 
reliability of an integrated circuit. An analysis of electromigration 
in the interconnect system of a 200 000 transistor VLSI device, 
shows that the failure rate exceeds 10 FIT (failures per 109 hours) 
within 2 years when operating at a temperature of 80 0 C. 
These results indicate the importance of fundamental 
wear-out mechanisms as factors in VLSI device reliability, 
under usual operating conditions. The analysis, as applied 
to a generic chip, predicts that temperature, bum-in, and 
complexity all adversely affect the device reliability. 
The paper demonstrates the feasibility of using the in-
formation available in the design database together with 
specific failure models to predict (during the design phase) 
the reliability of an IC. These techniques can be used to 
develop a CAD tool for reliability prediction. 
1. INTRODUCTION 
The reliability of an integrated circuit (IC) is the prob-
ability that it will perform its required function under 
stated conditions for a stated period of time [1]. Methods 
of enhancing the reliability of ICs generally fall into one of 
three categories: 
• Improving the reliability of the part by better design 
of its internal components and/or better manufacturing 
methods; 
• Using more effective screening procedures; 
• Using active or standby redundancy within the IC, 
enabling it to perform its function despite the failure of 








Fig. 1. Qualitative description of failure rate versus time. 
Notation 
>"(1) failure rate at temperature T 
T temperature 
TR reference temperature 
(1.1) 
E" activation energy for the particular failure 
mechanism 
k Boltzmann's constant 
Operation at an elevated temperature increases the failure 
rate, thus accelerating the passage of the infant-mortality 
phase. 
The reliability of devices after screening is currently 
predicted using semi-empirical failure rate models based 
on the measured lifetimes of a large number of devices. By 
far the most widely-used of these models is Mil-Hdbk-
2170 [2]: 
(failures per 106 hrs.) (1.2) 
Notation 
The reliability of an IC is traditionally pictured in ~ 
terms of the bath-tub curve of failure rate versus time 
(figure 1). Burn-in is used to remove devices that contain ITT 
gross built-in flaws which normally fail during the infant- ITv 
mortality phase. Physical mechanisms which cause device ITE 
failure are often modeled by an Arrhenius relationship: ITL 
quality factor dependent on burn-in procedure ap-
plied 
temperature acceleration factor 
voltage derating stress factor 
application environment factor 
learning factor 
00 18-9529/87/0600-0234$01.00 © 1987 IEEE 
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Ct,C2 ,C3 complexity failure-rates dependent on the 
number of equivalent gates, number of pins, and 
package .type. . '. . , 
Values for these constants are tabulated [2] for various 
devices and technologies. Data for this model are constant-
ly under revision to accommodate new technologies, and 
proposals for improvements to the model appear from 
time to time [3 - 8]. 
Correct application of Mil-Hdbk-217 requires an 
understanding of the underlying assumptions and inherent 
limitations of this type of model [9], which was developed 
to answer the system design engineer's need to predict the 
reliability of a system containing a large number of com-
ponents, including ICs. The individual IC is treated strictly 
as a single component and the model does not relate the 
failure rate to its specific internal structure (eg, mask 
layout) or process parameters. The mask layout is reflected 
indirectly in the complexity factor Ct, and all constants in 
the equation have been determined as average values for a 
specific family of fabrication processes (eg, CMOS). The 
IC designer requires a model which can predict the relia-
bility-implications of structural design decisions such as 
scaling the dimensions of a transistor or using narrower 
conductors. The Mil-Hdbk-217 model is obviously of no 
value in making such predictions. Also, its ability to 
predict the reliability of current and future VLSI devices is 
open to suspicion. For example, consider commercial 
grade MOS VLSI devices manufactured in a mature tech-
nology, operating at room temperature in a ground, 
benign environment. Application of (1.2) yields the results 
shown in table I. 
in complex VLSI interconnects are given. Our results show 
that electro migration wear-out produces an unacceptably 
high failure ,ate for VLSI as we approach. the 106_ 
transistor chip. The trends to increased complexity and 
concomitant reduction of feature size accelerate wear-out 
and could ultimately limit the useful life of the component. 
2. A SERIES MODEL OF IC RELIABILITY 
Assumptions 
1. The IC mask produces many basic elements that 
are not identically distributed. 
2. The distributions of life for each element are 
known. 
3. The failure of any element causes the IC to fail 
(series system). 
4. The states of the elements (good, failed) are 
mutually statistically independent. 
Notation 
Pj(t) Cdf of element i 
Aj(t) failure rate of element i 
As(t) failure rate of the IC ("system") 
n number of elements in the IC 
Ft(t) Cdf corresponding to A.(t) 
The device failure-time Cdf is the well-known series 
formula: 
,. 




Failure Rate vs. Gate Count for MOS Devices 
According to Mil-Hdbk-217D. 
The device failure rate can be determined using the fact 
-'. -- -...... that the failure rate. of a series system equals the sum of the 
--------------- failure rates of its elements [21]: 
G 
(gate count) 







These results are unrealistic, as they imply that a 
typical 16-bit microprocessor (104 gates) in a personal com-
puter application would have a failure rate of 3134 FIT 
which is unacceptably high. The authors of the model ar~ 
aware of this and a new VLSI reliability model for G > 
3000 is currently under development [10] . 
This paper shows that by taking wear-out failure into 
a~count, it is possible to analyze a VLSI design and to pro-
VIde an accurate assessmemt (during the design phase) of 
the wear-out limited reliability of the IC. A series model 
for calculating the reliability of an IC, is presented. Ex-
amples of the application of this method to electro migration 
,. 
As(t) = E f..;{t). 
;=1 (2.2) 
For At(t) = A2(t) = ... = A,.(t) = A(t), eq. (2.2) reduces to: 
f...{t) = n f,.{t) (2.3) 
The series model, which is also a minimum-order-statistic 
model, can be applied at the chip level, but it also describes 
the relationship of an individual failure mechanism to the 
dimensions of the structure in which it occurs. 
The physical processes which cause wear-out have 
been widely studied [11-20]. These include: 
• oxide shorts [12-13]; 
• metallization failure due to electromigration or cor-
rosion [14-16]; 
• threshold-voltage shifting effects in MOS devices 
[17-19]; . 
• alpha-particle induced soft errors [20]. 
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In general, failure mechanisms are reactions which cause 
the directed movement of a physical quantity such as 
material or charge. For dectroinigration, a'void is formed 
in a conductor and catastrophic failure occurs when the 
cross-sectional area of the defect equals the cross-sectional 
area of the conductor. Consider the conductor as con-
sisting of n "identical" elements connected in series, each 
potentially containing a defect. The conductor fails when 
anyone element fails, and so the reliability of the conduc-
tor is that of the minimum order statistic of the n elements. 
A similar situation accrues for oxide breakdown, where a 
defect develops through the oxide layer, leading to a 
catastrophic short circuit when the length of the defect is 
equal to the oxide thickness. A large dielectric area can be 
considered as a parallel connection of n small elements, 
with each element potentially enclosing a defect. The 
reliability of the n elements is once again given by the 
reliability of the minimum order statistic. 
A defect occurs in an IC when a failure mechanism 
has proceeded for a sufficient time (the time to failure) to 
degrade the circuit performance beyond acceptable limits. 
Defects fall into two categories: 
• Structural defects. These represent abrupt changes in 
circuit topology caused for example by a conductor 
becoming an open-circuit. 
• Performance defects. Some failure mechanisms pro-
duce a continuous degradation of circuit performance until 
some threshold or acceptability is exceeded. This type of 
defect can be produced by hot electron injection, where the 
threshold voltage of an MOS transistor shifts with time 
until circiut operation becomes marginal. 
From the perspective of modelling the IC time to failure, 
the. two defect types may.be treated in the same way .. _. 
3. ELECTRO MIGRATION 
Electromigration in metal conductors has been widely 
studied during the last 15 years [14-16, 22-31]. When an 
electron current passes through a conductor, some of the 
momentum of the electrons is transferred to the metal 
atoms, resulting in a movement of metal in the direction of 
electron flow. When a flux divergence occurs, the rates of 
mass transport towards and away from a point differ and 
void or hillock formation results. Flux divergences may be 
caused by microscopic inhomogenities in the conductor 
such as grain boundary triple points or grain size varia-
tions. The bulk of the published literature deals with 
straight conductors and it is assumed that the incidence of 
electromigration is related to grain-size effects. Flux 
divergence may also arise in more complex conductor pat-
terns because of variations in the effective conductor width 
or thickness - current crowding occurs on the inside of a 
90 0 bend, for example. The analysis at high current den-
sities is further complicated by local thermal gradients 
which influence the rate of mass transport. 
3.1 Classification of Conductor Shapes 
. : In applYing the model to eiectromigration, each con-
ductor is fractured into its component elements and the 
conductor failure rate is calculated as the sum of the 
failure rates of each individual element. Four basic element 
types are identified; see figure 2: 
• straight segments of length L 
• 90 0 bends 
• steps caused by thenon-planar surface beneath the 
conductor 
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Fig. 2. Basic conductor shapes found in integrated circuit inter-
connects: a) straignt section, b) 90 0 bend, 3) step over a surface 
discontinuity, d) contact window. 
This analysis assumes that the states of all elements are 
statistically independent. This places two restrictions on 
the validitiy of the model. 
1. It is limited to low current densities « 106 Alcm2) 
where thermal effects are negligible. 
2. The minimum element length must be greater than 
the length of the locality which influences the growth of a 
single defect. Assuming that voids grow along grain boun-
daries [22], the mean size of a defect is of the order of the 
mean grain size, typically less the 3 p.m. La Combe & Parks 
[23] found that a hillock always forms within 10 p'm of a 
void, indicating that interactions may occur over this 
distance. However, their measurements were conducted at 
a current density of 2 x 106 A l cm 2 and under those condi-
tions thermal interaction would have played a role. 
Early failures are associated with highly localized 
defects while late failures may involve mass transport over 
larger distances. In the remainder of this section, a basic 
element length of 10 /Lm is used and the results are valid for 
the first 10"70 of all failures. 
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3.2 Analysis of Straight Segments 
.Consider a straight conductor element having length .. 
'. L
E
' = 10 /Lm and variable wid'th W.: Measurements of 'elec-
tromigration time to failure show a lognormal pdf of the 
form: 
[ ( 
lnt - ln/so )2J, 




tso == median time to failure 
a == standard deviation of In time, which is independent of 
time. 
The median time to failure is a function of current density, 
temperature, and conductor width: 
tso = A(W) rN exp [:~ J, 
J == current density 
Ea == activation energy = 0.54 e V [24] 
N == an exponent approximately equal to 1 for 
J < 4 X 105 A!cm2 [25] 
(3.2) 
A(w) == a material constant that is function of width. 
Based on the experimental data of Kinsbron [26] the 
following empirical expression for A(W) was derived f~r 
AI - 0.5 wt % Cu conductor, 250 /Lm long and 5000 A 
thick: 
Fig. 3. Variation of median time to failure (mtf) of n elements as 
a function of n (normalized to the mtf of a single element). 
Parameter a is the standard deviation of a single element. 
Electromigration lifetime is generally measured on conduc-
tors several hundred microns long, as these fail quicker 
than short conductors. The Kinsbron data were scaled to a 
10 J.l.m long conductor by solving (2.1) for FI(t) = 0.5 and 
n = 250/10 = 25. The scaling ratio depends on a (see 
figure 3) which is in turn a function of W. J is written in 
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Fig. 4. Partitioning of a simple conductor joining two contact 
windows into its component shapes. 
J == current (A); 
d == thickness (J.I.m). 
The median time to failure of the basic conductor element 
is therefore 
-5 Wd ( tso(W, d, J, T) = 1.523 x 10 -J- W - 3.07 
11.63 ) (5800 ) + exp --
W1.7 T 
(3.4) 
Kinsbron also measured a as a function of width. Scaling 
of this parameter to shorter conductor lengths may also be 
achieved using the series model, but this is complex for the 
lognormal distribution. A much simpler scaling procedure 
is possible by noting that a is the standard deviation of a 
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distribution may be closely approximated by the following 
3-parameter Weibull distribution, with c = 3.288 [27]: 
" P(x)",,;; r": 'exp["':"'{(x+ €o}/ex}'l " ',. ',' .! . '. ~ (3.5) 
Substituting (3.5) in (2.1), yields the Cdf of the device 
failu re time which is also a Weibull distribution: 
-1'. 
FI(t) = 1 - exp [ - [ [x :' €o] TJ, (3.6) 
, 
ex -
The standard deviation of FI(t) is: 
ex -I 2-1/2 
a = - [r(2c-1 + 1) - [r(c + 1)]] , 
n nile 
and therefore 




The Kinsbron data were scaled using (3.8) and the follow-
ing function was fitted to the result: 
a(W) 2.192 + 0.787 W 2 ,625 (3 .9) 
Let the fanure rate of the basic element be }..~t, W, d, I, 
T). If the analysis is limited to the first 10"70 of failures 
(P~t) ~ 0.1), the following approximation may be made, 
with an error of less than 10%: 
}..ECt,· W, d, I, T} ~. Prtt) =' .. .... . 1 -
a( W)..j'1:7r t 
[
Ii! '( lnt - Intso(W, d, I, T) )2] exp - ,2 • 
a(W) 
(3.10) 
The failure rate of a conductor of length L is simply-
L 
A(t, W, d, I, T) = - AE;(t, W, d, I, T) 
LE 
Refer to figure 4; the failure rate of a simple conduc-
tor which conveys a current I between two contact win-
dows is: . . . . , 
L 




L w, Ww, dw are the equivalent length, width, and 
thicknesses of the contact windows, respectively; 
nb, L b, Wb are ·the number of bends and equivalent 
length and width of each bend, respectively; 
no, L o, do are the number of oxide steps, and 
equivalent length and thickness of each step, respectively. 
A number of researchers have investigated the effect of 
width and length on the reliability of straight conductors 
having widths of 1 J1.In or more. However, relatively little 
reliability data is available for submicron conductors on 
the one hand and corners, steps and contact windows on 
the other. As linewidths decrease below 1 J1.In, random 
variations in linewidth (caused by photolithographic 
defects or poorly controlled etching processes) will play an 
increasingly important role in conductor reliability. This 
issue has not been addressed in the literature and no cor-
relation between reliability and defect density has yet been 
reported. We are working on a theoretical model for elec-
tromigration in a randomly defected conductor. 
Returning to bends, steps, and contact windows, the 
factors which can affect the reliability of these elements in-
clude: 
• accelerated failure at grain boundaries due to locally 
increased flux density 
• flux divergence due to current crowding 
• stress build-up in the passivation layer over a step 
• contact electro migration at AI~Si interfaces (in the 
case of contact windows). 
nE == number of basic elements . 
3.3 A nalysis oj Bends, Steps and Windows 
(3.11) All these effects can be taken into account in models for 
these segements, which are then included in (3.12). Because 
of a lack of published experimental data, only the effect of 
average fl ux density on grain-boundary migration is con-
In expanding the analysis to include bends, oxide 
steps , and contact windows it is assumed that the failure 
rates of these elements have the same dependency on t, I , 
and T as does the basic element. Each feature x is mod-
elled as having the same reliability as a straight conductor 
of length Lr, thickness dr, and width Wr. 
sidered. The average path length around a 90 0 bend was 
taken as 0.785 W, while the average width is 1.12 W. These 
values were used for L e and We respectively. 
A simple, first-order model was also used for the case 
of a conductor running over a beveled step-discontinuity. 
The height of the step is h and the bevel angle is (). Assum-
ing that the metal was deposited with a uniform height d in 
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the vertical direction, the thickness on the sidewall of the 
step is: 
do = ' d cos (). (3.13) 
The length of the stepped section is: 
L _ h 
o - sin () 
(3.14) 
Therefore the step is considered as equivalent to a 
straight section of length Lo and thickness do. This model is 
used to describe the reliability of conductors running over 
oxide steps and contact window connections. 
The IC interconnect reliability can be predicted based 
on the mask layout as described in a mask-description-
language file and the predicted branch currents as determin-
ed by circuit simulator. Such a program is under develop-
ment as an adjunct to an existing suite of IC design tools. 
Fig. 5. Mask layout of a section of a 3200 gate standard cell cir-
cuit, whose reliability is considered here. 
4. EXAMPLES 
The following is an approximate analysis of an actual 
IC layout on which some conductor characteristics were 
measured. The circuit was a 3100-gate CMOS standard-cell 
design, with double-layer metallization and a minimum 
feature size of 2 pm (figure 5). The I/O interfaces were not 
considered in the calculation. Parameters of the two inter-
connect layers are listed in table II. Conductor width waS 5 
pm on the (upper) Metal-2layer and 3 pm and 4 pm on the 
(lower) Metal-!" layer, except for the power supply and 
ground buses. The latter are in the form of interdigitated 
tree structures with differing widths in the trunk, branch , 
and twig sections (figure 6a). It was assumed, roughly that 
all logic interconnects carry the same current I. This does 
not apply to power and ground buses, where current levels 
would increase steadily across the length of a branch or 
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Fig. 6. a) Power supply and ground buses of the standard cell de-
vice, showing the interdigitated tree-like structure. 
b) Simple model of a bus segment. 
The circuit was analyzed by applying (3.11) to each 
conductor segement and equation (A-7) to each branch of 
the power supply and ground buses. The overall failure 
rate is shown in figure 7, as a function of time. If we take a 
failure rate of 10 FIT as an acceptable maximum level [32], 
we can see that even at a chip temperature of 100 0 C, the 
interconnect system of this device is highly reliable. The 10 
FIT is not exceeded for more than 30 years, compared to 
usual product lifetimes of 5-10 years. A breakdown of the 
failure rate data shows that the power and ground buses 
contributed roughly 60070 of the total, followed by the con-
tact windows with 30%. Straight conductors comprise less 
than 2 % of the total, despite the fact that they contribute 
84% of the total conductor length. Interesting as these 













Specifications of Circuit Interconnect Layers 
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200 240 200 
Fig. 7. Failure rate A (in FITS) as a function of time for the inter-
connect system of the 3200 gate standard cell device. 
results are, they depend strongly on the layout of the IC 
and do not apply to all devices. 
Having described the reliability analysis of an actual 
IC of moderate complexity, we conclude by extending our 
analysis to a complex generic VLSI circuit. The parameters 
for this circuit are summarized in table III, and the results 
are shown in figure 8. The interconnect system now 
reaches a failure, rate of 10 FIT within two years for chip , 
temperatures above 80 0 C. Comparison with the previous 
example shows that increases in complexity and de~re~~es 
in linewidths lead inevitably to a degradation of rehablhty 
through conductor wear-out. This wear-out proces,s can~ot 
be avoided by rigorous screening' procedures: A ' hIgh 
temperature burn-in, in fact, accelerates the wear-out. 
Figure 8 shows how a 168-hour burn-in at 175 0 C reduces 
the time to reach a lO-FIT failure rate at 60 0 C from seven 
to five years. The traditional maximum permissible c~rrent 
density of 105 Alcm2 is not exceeded anywhere m the 
device. 
TABLE III 
Specifications for the Generic VLSI Circuit 
Number of transistors 
Minimum conductor width 
Total conductor length 
Number of bends 
Number of steps 
Number of contacts 
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Fig. 8. Failure rate A (in FITS) as a function of time for the 
200000 gate generic VSLI device. 
Our results are based on experimental data available 
in the literature. In some cases, data are lacking and first-
order models were used instead. The complete 
characterization of all important features of an IC design, 
in a form . suitable for inclusion in an overall reliability 
prediction program, still lies in the future. 
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5. CONCLUSIONS 
1. At the. VLSI level. of .integration, _wear-out mech~ . < .. 
~~ms do~inate a~d the faiiure rate is not a constant, con-
trary to the assumptions in Mil-Hdbk-2I7D model which is 
based on the flat part of the bathtub curve. A seriesd model 
.... ':.', : ', ...... ~ . 
:",' -.,' . 
= Lgi eXP [ _ V2( lnt-lnt
so Y J 
LE a.,J'Fir t a 
(A-I) 
for failure, and making use of the best available models 
describing wear-out mechanisms, is therefore a better ap-
proach to determining the reliability of a VLSI device. 
2. The example of a generic chip shows a general 
method of analyzing interconnects and the approach is 
technology-independent. This approach provides informa-
tion to the designer as to how the reliability of a compo-
nent is affected by factors under his control. For example, 
if vias are the major contributors to the high failure rate in 
a particular design, the failure rate could be reduced by a 
different layout containing fewer vias. This type of 
analysis will therefore be an important factor in assessing 
future designs. 
3. The results for a 200 OOO-transistor device show 
that wear-out is a problem for future VLSI devices even 
when only one wear-out mechanism (electromigration) is 
considered. Lifetime of less than 2 years for devices to 
reach a failure rate of 10 FIT are not acceptable. 
4. More physical data and more accurate models for 
the wear-out mechanisms are required to improve the ac-
curacy of the calculation and hence the assurance which 
can be placed in the reliability predictions. Large sample 
sizes must be evaluated and particular emphasis must be 
placed on fitting distributions to the early failures. 
5. We have demonstrated a technique which provides 
valuable information to designers as to the reliability of a 
VLSI circuit. The approach is well suited to integration 
with an existing set of design tools as most of the data re-
. quired resides in the design data base. The' remaining data' 
are obtained from usual process monitoring and they must 
be incorporated in a reliability database for the manufac-
turing process. 
6. A reliability analysis program will be essential for 
the development of automated IC layout software, such as 
routers and silicon compilers. 
APPENDIX: Derivation of the Failure Rate 
of a Power-Bus Section 
Figure 6 b shows a simplified model of a power-bus 
section with width Wn. Gates are assumed to be uniformly 
distributed along the bus, with a distance Lg between adja-
cent gate connections. Each gate draws a current I from a 
power bus, and feeds a current I into a ground bus. The 
current in the first bus segment (furthest from the bonding 
pad) is I, in the second 21, in the third 31, etc. Numbering 
the bus segments from 1 to n, the current in segment i is 
; . I. The failure rate of bus-; segment may be written in 
terms of the basic-element failure rate as: 
Let x == Int, J1. == Intso: 
The median time to failure from (3.2) is : 
tso = ex(iIrN (A-2) 
ex == A(W)(Wd)N exp[ :~ J (A-3) 
Therefore J1. = In[ex(i/}-N]. Substituting into (A-I) we ob-
tain-
Ai = exp [- :xl _ x + x In(ex) - In2(ex) J 
a.,J'Fir 2~ ~ 2~ 






exp [ __ l_n 2_(t_) _-_2~_ln....;.(t-,-) _;_~_2_ln-,(-,-t)_ln_(-,-ex),--_I_n_2(,-ex)'-J 
. (i/)r(i!) 
= C(t)(iI)r(il) 
"(i/) = ~ln(ex) - 2Nx - N2In(i/) 
2~ 
N [ex(i/)-NI2 J 




For n bus segments in series, the total failure rate is-
" An = C(t) ~ (i/)r(il). 
isl . ..... ... ~ . "" .. 
For large values of n, this summation is time-consuming 
and may be approximated by an integral, with i as a con-
tinuous variable: 
An::::: C(t) J: (iI}r(i!)di 
C(t) a2 n =-...:..;...--
N 
[ 
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ABSTRACT 
RELIANT is a CAD tool which predicts the 
failure rate of integrated circuit conductors. A 
circuit layout, device models and electromigration 
process data are inputs to RELIANT. The intercon-
nect patterns in a Caltech Intermediate Format 
(CIF) file are fractured into a number of charac-
teristic segment types. An equivalent circuit is 
extracted and SPICE is used to determine the 
transient currents in each segment. Using paramet-
ric models for electromigration damage, the failure 
rate of the system is computed. RELIANT provides 
designers with feedback on the reliability hazards of 
a design. Results show the application of the tool 
to a standard cell CMOS component. For modelling 
large VLSI interconnect systems, the incorporation 
of a switch-level simulator is discussed. 
INTRODUCTION 
The goal of RELIANT is to provide a predict-
ion of interconnect reliability during the design 
phase, by modelling the effect of wearout due to 
electromigration. It has been shown that for the 
most important failure mechanisms, the shrinking of 
layout design rules accelerates the wearout process 
[Woods 1984). Similarly, an increase in circuit 
complexity has a negative impact on overall 
reliability. It is therefore becoming increasingly 
important to predict the intnnslc (wearout-limited) 
lifetime of VLSI circuits, particularly in view of the 
high cost of traditional methods of reliability 
qualification by burn-in. 
The failure rate of integrated circuits is usually 
described by means of the 'bath-tub" curve of 
instantaneous failure rate vs. time. shown in Fig. 1. 
The onset of wearout may be quantified by es-
tablishing a criterion for the maximum allowable 
failure rate. A goal of 10 FIT (i FIT 10-9 
failures/ hr. ) has been proposed by the Semiconduc-
tor Research Corporation [SRC 1985) . 
• Currently at Stellenbosch University, Stellenbosch, 
South Africa. 
This failure rate is attained in a time much less 
than the median time to failure (t50) for most 
conductors. Therefore, t50 predictions alone are not 
a reliable indicator of intrinsic lifetime. The rate of 
failure when time t « t50 is strongly influenced by 
the shape and variance (0') of the time-to-failure 
distribution. These parameters are in turn influenced 
by factors such as conductor dimensions [Kinsbron 
1980) and the presence of defects [Kemp 1988). The 
approach used in this paper is to determine the 
instantaneous failure rate as a function of time, 
using data about the physical form and dimensions 
of conductors and the electrical stress (Le. current 
density) applied to them. This method yields an 
assessment of reliability, in contrast to previously 
reported work [Hall 1986) which used t50 as a 




Fig. I: Bathtub curve of failure rate vs. time. 
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OVERVIEW OF RELIANT 
RELIANT predicts the instantaneous failure 
rate of the interconnect pattern as a function of 
time. The method used is based on the principle of 
fracturing the interconnect pattern into a number 
of statistically independent conductor segments. The 
assumption of statistical independence is valid when 
t « tso [LaCombe 1986) and when the current 
density is low enough to avoid significant thermal 
interaction. This places an upper limit on current 
density of approximately 106 A/cm2. Five commonly-
occurring segment types are identified: 
i) straight runs; 
ii) steps resulting from a discontinuity in the 
wafer surface (when a Metall conductor 
crosses a Polysilicon stripe, for example); 
iii) contact windows; 
iv) vias between Metall and Metal2; 
v) bonding pads. 
These segment types are shown in Fig. 2. Each 
occurrence of a segment type is characterized by a 
set of physical parameters, such as length and 
width. 
The relationship between tso, (f and physical 
dimensions of each segment type are determined 
experimentally, using test structures. When the 
layout is fractured, an equivalent circuit which 
reflects the physical topology of the interconnect 
pattern is extracted. A circuit simulator is then 
used to determine the transient current flowing in 
each segment. The instantaneous current density j(t) 
is given by the instantaneous current i(t) , divided 
by the nominal cross-sectional area of the segment. 
This time-varying current density is reduced to a 
single effective value Jeff, which is used to 
determine tso for each segment. The instantaneous 
failure rate is then determined. Assuming that no 
part of the interconnect pattern is redundant, a 
minimum order statistical method may be used to 
compute th~ failure rate of the interconnect system. 
This method has been described in a previous paper 
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Fig . 2: Segment types. 
Fig. 3: Structure of RELIANT. 
The structure of RELIANT is shown in Fig. 3. It 
consists of three main modules, EXTREM, COMBINE 
and SIRPRICE. EXTREM fractures the interconnect 
patterns contained in a CIF layout description file 
into segments . It produces a database containing a 
description of each segment (type and physical 
dimensions) and a SPICE-compatible net list which 
includes all parasitic interconnect resistances and 
capacitances. COMBINE adds external generators and 
loads to the extracted netlist. SIRPRICE (which 
includes a modified version of SPICE2G.6) uses this 
netlist to simulate the current waveforms in each 
segment and compute the failure rate. A database 
query language interface enables the failure rate of 
specific segments, nets or modules to be inves-
tigated interactively. 
EXTREM 
EXTREM fractures the interconnect pattern in 
three phases. During the first phase, the CIF layout 
file (*.CIF) is parsed. Wires and Polygons are 
reduced to collections of Boxes and the hierarchy is 
flattened . In the second phase, the positions of all 
abutments, contact windows, vias and bonding pads 
are established. The dominant current flow direction 
in each box is determined and all steps orthogonal 
to tbis direction are identified. In the third phase, 
each \ box is scanned in the direction of curren t flow 
and the dimensions and type of each segment are 
computed. Straight runs link up segments of other 
types. A record for each segment is stored in a 
physical data base file (* .DB I). Active devices are 
identified and a SPICE-compatible netlist including 
a lr-section RC network for each Physical' branch of 
the interconnect pattern, is generated (*.EXT). 
27.8.2 
COMBINE 
The user defines device models, analysis 
specifications and external components such as 
vol tage sources and load resistors, by means of the 
• .SPC file. COMBINE adds these definitions to the 
extracted netlist. Labels on the bonding pads of the 
layout are used to establish links to the external 
node numbers. 
SIR PRICE 
SIR PRICE accepts the complete netlist 
produced by COMBINE (* .SPR) and calls a modified 
version of SPICE 2G.6. This module performs a 
transient simulation of the extracted circuit and 
generates indexed files which contain the current-
time data for each resistor corresponding to a 
branch in the interconnect pattern. The cross-
sectional area of each segment is determined from 
the physical data base file and an effective current 
density is computed as follows: 
t
f 
Jeff = it-f Sinh(rj(t)) dt 
o 
(I) 
where r is a constant [McPherson 1986). The median 




where Ea is the activation energy, k is Boltzmann's 
constant and T is absolute temperature. G is a 
factor dependent on the physical dimensions of the 
segment. G and (J are determined from the informa-
tion in the physical data base file. The failure rate 
is then calculated, using a suitable failure distribu-
tion. Experimental results of electromigration testing 
show a lognormal dependence and hence this 
distribution is used in the example discussed in the 
next section. 
SIRPRICE produces various output files: • .LIS 
contains an ASCII listing of the failure rate of the 
whole circuit and the total for each segment type. 
• .DB2 is a second database file which includes the 
reliability data. This provides an interface to other 
program modules. * .DTR is an interface to a Query 
language which may be used to interrogate the 
reliability data base. 
EXPERIMENT'AL RESULTS 
RELIANT was ·used to determine the failure 
rate of a CMOS one-bit counter. The layo ut of this 
circuit is shown in Fig. 4, and the results of the 
analysis appear in Fig. 5. An analysis of the results 
indicates that the steps are the major contributor 
to failure rate. Overall failure rates for this simple 
circuit containing twenty-six active devices are very 
low, 7x10- 11 FIT after 20 years. 
The effect of layout and complexity is seen by 
co mparing the failure rates for the input stage of 
this counter with the results in Fig. 5. A failu re 
rate of 4.5xlO- 17 FIT after ::0 yea rs is predicted for 
the four-transistor input 
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Fig. 4: Layout of a one-bit binary counter. 
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Fig. 5: Failure rate vs. time for the one - bit counter. 
27.8.3 
RELIABILITY PREDICTION OF COMPLEX 
INTERCONNECT PATTERNS 
The use of SPICE limits the application of 
RELIANT to VLSI cells. CAD tools for assessing the 
current densities in interconnect systems reported 
by other researchers [Hall 1986], [Hohol 1986] share 
this limitation. A major consideration in the 
development of RELIANT was that reliability 
analysis should, where possible, be performed 
concurrently with simulation for design verification 
purposes. To meet this objective in the case of 
VLSI circuits, a new method for determining the 
current data required to assess the electromigration 
damage has been investigated. This method consists 
of extracting approximate current waveforms from a 
switch-level simulation of a MOS circuit. Transis-
tors are represented by linear static and dynamic 
resistances and linear capacitors. Interconnects are 
represented by resistors and capacitors. The analysis 
method is based on network functions of RC trees. 
After each transition, the resultant RC networks are 
analyzed to determine the final state and static 
currents in all branches. They are then analyzed to 
determine delay and transient current waveforms. 
The initial charge distribution is also taken into 
account. Preliminary results show that an effective 
current for assessing the electromigration damage, 
can be predicted. 
CONCLUDING REMARKS 
A CAD tool called RELIANT for predicting the 
failure rate of interconnect systems has been 
presented. RELIANT requires a circuit layout and 
experimentally determined values of tso and CJ for 
all conductor segment types. 
Our results show that the reliability of intercon-
nects depends on the specific details of the layout. 
The program can be used to optimize the layout for 
reliability, by indicating the features of the inter-
connect pattern which make the largest contribution 
to the total failure rate. 
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Abstract 
A quantitative model for the reliability of 
a system of interconnects is presented. A 
circuit simulator is used to accurately 
predict devi :- ~ ~"~rents, from which the 
reliability of individual conductor 
segments is determined. The failure rate of 
the interconnect system is then calculated 
using a minimum order statistical approach. 
An example shows the application of this 
technique to a CMOS circuit. 
Introduction 
As the minimum feature size of VLSI devices 
steadily decreases, there is a corres-
ponding decrease in the reliability of 
these devices'. Scaling increases the 
failure rate associated with all the most 
important known failure mechanisms, such as 
electromigration, ESD, time-dependant oxide 
bl-eakdown and hot-carr i er effects. It is 
therefore increasingly important to develop 
accurate, quantitative models for these 
mechanisms, in order to optimize circuit 
designs for reliability. These models must 
be embedded in reliability analysis soft-
ware which , forms part of · the regular suite 
of Ie design tools. 
In most digital circuit designs, a set of 
standard active devices is designed once 
and used repeatedly throughout the circuit. 
Immunity to device-rela t ed failure such as 
hot-electron effect is designed in at the 
device level. Interconnects are qualit-
atively different to devices, because the 
interconnect layout o f each circuit is 
unique and must be individually optimized 
for reliability. Because of the complexity 
of interconnect pat . erns, a systems 
approach to reliability is adopted in this 
paper. This approach is based on the 
partitioning of the interconnect mask 
layout into it's component parts. 
The most significant f ailure mode i n 
Aluminum allo y VLSI interconnects is open-
circuit failure due to current-induced 
electromigration. When c u rrent flows 
through a conductor, electrons collide with 
metal ions, transferring some momentum to 
the latter. Th i s causes a flux of metal 
ions in the d i rection of electron flow. 
Divergences in this flux arise at local 
inhomogeneities such as grain boundar y 
triple points or vacancy sites. TheSE 
divergences result in the formation of 
voids and hillocks in the metal of the 
conductor. When the cross-sectional area of 
a void equals that of the conduc t or, an 
open circuit failure results. Other forms 
of electromigration occur at the metal-
semiconductor interfaces within contact 
windows. 
Designers have traditionally avoided 
electromigration damage by limiting the 
max i,mum current densi ty to 10'" A/ cm"' . There 
are two essential problems with this 
approach. Firstly, the downward pressure on 
design rules makes it increasingl y 
difficult to maintain this conser vative 
limit on c urrent density. Secondl y , 
observance of t his rule does not enable the 
designer to quantitatively predic t 
reliability, nor does it provide a n y 
insight into the design trade-off between 
reliability and area. Increasingly, circui t 
layout is per formed by automated softwar e 
tools such as routers and silico n 
compilers, using layout-optimizing cost 
functions. Qua nt itative models for failu r e 
mechanisms are essential if cost fun c tions 
which include reliabilit y are to be 
developed fo ~ a future generat i on o f 
s i l i con comp il e-so 
An Orde- Statistical Model of 
Inter=~nnect Reliability 
F i g. shows a typical co~ductor on the 
surface of a VLSI chip. A number of 
segments may be identified, such as contact 
windows to the u nderlying devices , straight 
r uns o f v ar ::_s lengths, 90 0 be nds a nd 
step s ove r c: : con t i nui ti es in th e under-
l y ing sur f ace. These s h ape s are s ho wn in 
more de t ail in F i g. 2. The majorit y of VLSI 
conductor pat t e rns ma y be brok en do wn into 
a set of basi c segments suc h as th ese. The 
20f5 
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Fig. 2: Conductor segments considered: 
a) straight segments, b) 90 o bends, c) steps 
over discontinuities, d) contac t windows. 
reli ab il it y of each segment is e x pressed in 
terms of statistical parameters such as 
median time to failure and standard 
deviation. These parameters are determined 
experimentally using special purpose test 
structures and accelerated testing tech-
niques. 
If there is no redundancy in the Circuit, 
the entire chip will fail when any Single 
co nductor segment fails. It wil l also be 
assumed that there is no i nt eraction 
between the segments , ie . the probability 
of failure of any segment is independent of 
all other segments. Under these conditions, 
interconnects form a series-connected 
system and a mInImum order statistical 
model for reliabilit y is appropr i ate~ . The 
probability of interconnect failure is 
therefore equal to the probability of 
failure of the segment having the shortest 
lifetime. The failure rate of the 
interconnect s ys tem is equa l to the su m of 





E h . (t) 
i = 1 1 
(1 ) 
The requirement of non-interaction betwee n 
segments restricts the applicability of 
this model to current densities below 4XIO~ 
A/cm~, where negligible thermal interaction 
due to self-heating occurs. Also, the 
minimum segment length must be greater than 
the length of the locality which influences 
the growth of a single defect. This is 
approximately equal to the median grain 
size of the Aluminum in the conductor, 
usually l~m or less. Boundaries between 
segments must be chosen along equipotentia l 
lines. 
Reliability Parameters for ElectromigratioQ 
Electromigration 







rr ../2lT t E 1 ~n (t ) -1 n ( t ~ 2J e~p - 2 50 0' 
( 2 ) 
where t~o = median time to failure and 0' = 
standard deviation. In general, t ,~o is much 
greater than the operating life of the 
circuit and only the early failures are 
important. If only the first 10% of 
failures are considered, then the failure 
rate is appro~imatel y equal to the 
probability density function. The failure 
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The median time to failure is a function of 
temperature, current and conductor dimens-
ions . The following express i on has been 
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wher e J i s til", _~ " .=nt densit y in A/c m'" , w 
i s t he width in ~ m, a n d T i s t he absolute 
t emp era t ure. Th e e xpone nt n ( J ) i s g iv e n b y 
t h e f o l low ing e x p r essi on~ : 
n ( J ) T J Coth ( T J ) (5) 
where T 2x10- b cm- /A. Equation (4) is 
applicable to DC currents, whereas 
conductors in ICs generally do not carry 
only direct current. In analog circuits, 
currents are often described by sinusoidal 
or other periodic functions, while in 
digital circuits they tend to switch 
between discrete values with exponential 
transitions resulting from the charge and 
discharge of circuit capacitances. These 
current waveforms are easily predicted 
using a circuit simulator and the resultant 
data made available 1 n the design data 
base. In order to use this data, the 
following expression for t ~o has been . 
derived in terms of time-varying current: 










J [i ( t.) / AJn[i(tj ) /AJ dt . 
o J J 
is based on the assumption of 
relationsh I p between current 
e l ectromiqration damage-. The 
contains t he summation of the 
electromigration damage produced by oper-
ating the circuit in m different modes. A 
circuit simulator is used to simulate each 
operating mode. The circuit operation in 
mode j is simulated from time t. = 0 to t. 
= t . ~. The current ilt. > is the output data 
of each simulation, whi l e P J is a weighting 
factor representing the probability of the 
circuit being in mode j during normal 
operation. The constant A is the cross-
sect i onal area I cm~) , which is writ t en as 
A ( w d) 1E-8 (7) 
where wand d are the width and t hic kn es s , 
respectively lin ~m). 
The standard deviation of ' the conductor 
segment is a function of width onl y~ : 




The results in equations ( 6 ) and ( 8 ) ma y be 
e x tended to straight conduct o r s o f a n y 
l ength by di v iding the conductors into a 
number of 10 ~m segments. Other conductor 
shapes such as corners, steps and contact 
windows may be approximatel y modelled as 
straight sections having equivalent values 
of width, thickness and length (this 
ignores the effect of stress concentration 
caused by the shape of segment ) . These 
values are then used in equation (3) to 
compute the overall interconnect failure 
rate. 
Examples 
A computer program has been written to 
solve equations (6) and (8). The input data 
for this program is a SPICE~ output data 
file containing the current-time data 
collected during a transient simulation. At 
present, conductor dimensions are entered 
manually; a circuit extractor wi ll e vent-
ually automate this task. 
The circuit diagram and layout of a CMOS 4 -
bit Carry Look Ahead Unit are shown in 
Figs. 3 and 4 respectivel y . This is a 
standard cell component which forms part of 
a cell library in a double layer metal, 
1.5~m technology. The design was slmulated 
using SPICE and transient device current 
data was collected in several output f i les. 
An example of a simulated current waveform 
lin this case, the current i n the power 
supply bus) is shown in F i g. 5. The 
des i gner enters the ph ysica l parameters of 
the conductor which he is designing, 
i ncluding an initial estima t e of width. He 
also supplies the weighting factor p , 
applicable to each simulation. The failure 
rate for the conductor is calculated and if 
the designer is not satisfied he can input 
a new value of width. The total failure 
rate for all interconnects h. is calculated 
using equation (3). Fig. 6 shows the 
failure rate of the Carry Look Ahead Uni t 
as a function of time. The median time t u 
fai lure is muc h greater t h a n 15 y e ars a nd 
so the fail u re r a t e increases mono t o n icall . 
with time o v e r th e us e ful lif e time of the 
component. A f ailure rate of 10 FITS ( 1 FI T 
= 10- 9 failures / hr. ) is considered to the 
ma x imum value acceptable. In th is case , the 
f ailure rate is still less th a n 1 FIT afte r 
4of5 
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Fig. 3: Circuit diagram of Carry Look Ahead 
Unit. 
----- - -.--- --- . - - ... . -_. _ ._ -- - ------: 
F i g. 4L Layout of Carr y Look Ahead Unit •. 
Fig. 5: Current in power supply bus vs. 
time. 
10 years of operation and so the design of 
this cell is highly reliable. However, Fig. 
6 also shows that if 119 o f these cells 
were pr-oduce'd ina 17x7 gr i d an the surface 
of a 300 mil x 300 mil chip , the failure 
rate of the chip would reach 10 FITS in 7~ 
years. This clearly shows the impact of 
increased complexity an reliability. The 
chip failure rate increases nat only be-
cause of the summation of a greater number 
of cell failu re rates, but also because the 
current level in the power supply and 
ground buses increases with increasing 
number of gates. While the failure rates of 
individual cells can be calculated in 
advance, the failure rate of the entire 
chip can only be determined once the 
placement and routing is complete. As die 
sizes increase, the design of power supply 
and ground - buses ·' may become increasingly ' 
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Fig. 6: Failure rate vs. time for a single 
cell and for a 17x7 cell array. 
Conclusions 
A technique for predicting the reliabilit y 
of a system of VLSI interconnects has been 
presented. The models used can accommodate 
complex VLSI interconnect patterns and 
actual operating conditions. This technique 
is useful to IC designers who wish to 
design interconnects for an optimum trade-
off between area and reliability. It is 
also of value in the development of new CAD 
tools for automated layout. 
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Abstract 
A method which predicts the effect of defects on the failure rate of 
conductors due to electromigration wearout is proposed. Topographic defects 
and grain boundary triple points are identified as the major contributing 
defects. A random spatial distribution of both defect types is assumed, and 
a range of defect sizes is used. This analysis predicts that random 
topographic defects significantly increase conductor failure rate while they 
have little effect on the median time to failure (TSO)' In addition, 
predictions of lifetime versus stripe width agree with other published 
results and show that the increased lifetime of narrower stripes is due to 
the blocking mechanism of bamboo type structures. However, this increase is 
limited by topographic defects, which thus impose a minimum achievable stripe 
width. 
1 Introduction 
The lifetime of a conductor subject to electromigration wearout is 
determined by the physical structure of the conductor and the operating 
conditions (current density and temperature) applied to it [1]. In this 
analysis we will consider as a defect any random feature which enhances the 
failure by electromigration of the conductor. It is generally accepted that 
electromigration failure is initiated at grain boundary triple points where 
there is a mass flow divergence of conductor material [1,2]. These triple 
points are the first kind of defect with which we are concerned. We also 
consider macroscopic features such as topographic defects introduced during 
processing which are responsible for mass flow divergences that contribute 
significantly to conductor failure [3]. In this category we include 
photolithographic and other random "spot" defects* which eliminate a portion 
* These partial open circuits are simply less extreme cases of fatal conductor 
defects which contribute to manufactured yield loss. In this analysis we 
are concerned only with these partial defects which result in failure of the 
device after it has been in operation for a length of time. 
of the conductor and thus increase current density in the immediate vicinity 
of the defect. This analysis considers the contribution of both grain 
boundary triple points and topographic defects to conductor failure by 
electromigration and determines the effect of both on the failure rate of 
conductors . 
2 Theoretical considerations 
In developing a method to account for the influence of defects on 
electromigration we make use of an elemental model which considers the 
failure probability of a short length lE of conductor material. A given 
stripe of width wand length L is treated as a series connection of N 
elements of length IE. Since failure of the stripe is determined by the 
failure of the weakest e l ement, the failure probability of the stripe is 
given by the minimum order statistic of the N elements [2]. Thus the 
survival probabilities of each of the individual elements. Similarly it may 
be argued that if each element is subject to a number of independent failure 
modes then the failure of that element is given by the minimum order 
statistic of those failure modes. In general then, the probability of 
failure as a function of time F(t) is given by: 
F(t) = 1 - ~ ~ [1 - Fij(t)] 
i j 
(1) 
where [1 - Fij(t)] is the survival probability at time t of the ith element 
due to failure mode j. In evaluating reliability we are most often concerned 
with the failure of only the first few devices (usually the first ten 
percent). In this case the above expression may be reduced to: 
F(t) = r r 
i j 
F .. (t) 
1.J (2) 




= L L 
i j 
h .. (t) 
1J 
(3) 
This failure rate h(t) is important in that it provides a useful measure of 
the reliability of a device or system, and is often used in reliability 
specifications. 
In carrying out such an analysis it is necessary to carefully define the 
various modes which contribute to the failure mechanism under consideration. 
The individual failure modes considered in this analysis are: 
i. Failure by bulk electromigration of an "ideal" element containing 
no grain boundaries and no geometric defects. 
ii. Failure by grain boundary electromigration of an element which 
contains only grain boundary triple points. 
iii . Failure of an element due to a topographic defect only. 
For each of these failure modes a model is used to express the failure 
probability of the element (as a function of time) in terms of its geometry 
and operating conditions. It should however be noted that we are not 
concerned with the accuracy of the models used in this paper, but rather are 
presenting a methodology for determining the contribution of each failure 
mode to the overall reliability. 
2.1 Element with no defects 
The model for the failure of an elemental conductor follows a lognormal 
density function given by: [1,4] 
1 f(t) = -~-
y'21r at 
(4) 
where: f(t) = failure probability as a function of time 
t = time 
a = lognormal standard deviation 
TSO = median time to failure 
In practice it is not possible to make conductor element perfectly free of 
grain boundary triple poi nts and topographic defects, therefore it is not 
usually possible to measure these bulk TSO and a values. (Although the bulk 
TSO value may be estimated by comparing bulk and grain boundary 
e1ectromigration activati on energies [S]) . Since the bulk TSO value is 
significantly larger than that for stripes containing grain boundaries, 
failure due to grain boundary e1ectromigration predominates and the bulk TSO 
and a values are not significant in the analysis except to set the lifetime 
upper limit. 
2.2 Element with grain boundaries on1v 
The preferential failure occurring at grain boundary triple points is 
also modeled using a lognormal density function, for which the TSO and a 
values may be determined from 1ifetests on conductor stripes. In this 
analysis a random distribution of triple points over the conductor is assumed 
in order to determine the probability of an individual element containing a 
triple point. The triple point density is determined by the mean grain size 
(XG), thus: 
Pr{triple point} = 1 - exp (S) 
where: w = stripe width 
lE = element lengt h 
XG = average grain size 
The model also takes into account the probability of "bamboo" structure 
blocking grains [6,7] which effecti vely prevent grain boundary 
electromigration by restricting the distance over which material may be 
transpo=ted. This probability is modeled as: 
Pr{blocking grain} = 1 - exp [ 
o 
-I. (x -w) e G 
j w > XG 
where: I.e = mean critical distance for mass transport 
The effective triple point probability is thus given by 
Peff = Pr{triple point} x (1 - Pr{blocking grain}) 
and the net failure probability is obtained by multiplying this with the 
lognormal triple point cumulative failure distribution. 
2 . 3 Element with topographic defects only 
(6) 
The contribution of topographic defects is also found by considering a 
random spatial distribution, except that a rarige of possible defect sizes is 
taken into account. For the purpose of this model, these defects are all 
assumed to be caused by particles, with a size distribution given by [8]: 
f(x) = . A/x3 x > Xc 
Bx x < Xo (7) 
where: f(x) = density of defects of diameter x 
A, B = constants 
Xo = minimum reproducible spot size 
The A/x3 function corresponds to the distribution of particle sizes according 
to the standard environmental class curves of MIL STD 209B [9], and Xo 
represents a minimum reproducible spot size determined by the resolution of 
the photolithographic process. 
The defect size distribution is calculated from the particle size 
distribution by considering the probability of a given spot falling on a 
conductor element. This closely follows the method adopted by Stapper [8], 
except that we are concerned here with defects that eliminate only a portion 
of the conductor. This analysis thus takes into account defects which are 
smaller than the conductor width, as well as those which fallon the edge of 
the conductor, and yields the defect size distribution function depicted in 
Fig. 1. 
The defect model also takes into account the effect on conductor 
lifetime for each size of defect. The observed relationship 
TSO = A S-n exp(E/kT) (with n constant) (8) 
is applicable to current densities below lE6 A/cm [10]. However, if a 
significant portion of a conductor has been removed by a defect then 
temperature gradients in the vicinity of the defect significantly increase 
this factor. Results reported by [3], [10] and [11] were used to determine a 
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= nominal stripe wi dth 
= remaining stripe width at the defect 
= median time to failure of defected element 
= median time to failure of undefected element 
probability of the element due to topographic defects is then 
(9) 
calculated from the above lifetime and defect size distribution functions. 
3 Comparison with experimental results 
T50 and a variation with 1inewidth 
The above models were used to simulate the lifetime of stripes having 
the same dimensions as those in the experiments conducted by [6] and [7]. 
The variation of T50 with 1inewidth, depicted in Fig. 2, closely follows that 
reported by these authors. The "U" shape located around w=2lUD derives from 
the probability distribution of grain boundary triple points and "blocking" 
grains, which is in exact agreement with the mechanism described by Kinsbron 
[6]. Values for a were found to increase with decreasing stripe width, as 
reported by [6] and [7]. 
However, further simulation reveals that the increasing lifetime of 
narrow stripes in the presence of topographic defects is abruptly reversed at 
some point (typically below O.l~m), and that T50 approaches zero as the width 
is reduced further (Fig. 3). This reversal is due to an increase in the 
severity of topographic defects for narrower stripes, and the location of the 
turning point is determined by the topographic defect density and size 
distribution. Topographi c defect densities of the order of 0.5jcm2 per level 
are required for modern semiconductor processes [12], and this value produces 
a turning point in the vicinity of O.l~m. It is also noted that topographic 
defects do not affect the T50 and a values of stripes that are wider than 
this minimum value imposed by topographic defects. Interconnec~ stripes 
produced in modern semiconductor processes are of the order of 2-5~m, 
therefore the effect of topographic defects is not apparent from T50 
measurements carried out on such stripes, provided they are manufactured 
under low topographic defect density conditions. 
Effect of topographic defects on the lognormal failure curve 
Although we have shown that topographic defects do not significantly 
change TSO for a conductor stripe, they nevertheless have an important effect 
on F(t), the time dependent cumulative failure probability. This failure 
probability is usually plotted on lognormal axes to reflect the approximately 
lognormal nature of the electromigration wearout mechanism, and Fig. 4 shows 
a series of lognormal plots obtained from our simulations using various 
topographic defect densities. At relatively high densities (>lE3/cm2) a 
deviation in the form of a "tail" appears at the lower end of the lognormal 
curve, which results from the early failure of those devices which contain 
topographic defects. Such "tails" are evident in some published Hfetest 
results [3,4,7], and on the basis of this simulation we believe that these 
published results reflect the early failure of devices due to topographic 
defects. 
Effect of topographic defects on failure rate 
The early failures which cause the "tail" in the cumulative failure 
probability also result in a corresponding increase in the instantaneous 
failure rate h(t). This is true even at very low defect densities (of the 
order of O.S/cm2), where the deviation from the lognormal curve is not 
readily apparent. Simulations of instantaneous failure rate for stripes 
containing topographic defects yield curves which have a "bathtub" shape, 
identical to that referred to in the literature [9]. Fig S shows a series of 
such failure rate curves plotted on lognormal axes for different conductor 
lengths and topographic defect densities. Each curve results from the 
combined effect of two functions - a decreasing failure rate due to the 
accelerated wearout of a small fraction of defected devices, and a 
mound-shaped (lognormal) function due to wearout of the remaining undefected 
ones. The most seriously defected devices fail during the initial decreasing 
portion of the bathtub curve, and may be screened out during burn-in testing, 
while the lowest point on the curve represents the minimum failure rate 
achievable during the lifetime of t he conductor. In addition, the initial 
decreasing portion of the failure r ate curve corresponds to the lower end of 
the (lognormal) cumulative failure curve where the deviation from the 
lognormal is observed. 
Implications for interconnect reliability 
It is apparent from Fig. 5 that the minimum failure rate (at the lowest 
point on the curve) increases with both conductor length and topographic 
defect density. The reliability objective for VLSI circuits is to meet a 
failure rate criterion of 10 FITs (1 FIT = 1E-9 failures/hour) during the 
operational lifetime of the circuit [9]. Topographic defects therefore play 
an important part in determining whether this requirement will be satisfied 
in respect of the interconnect system of such a circuit. The significance of 
the method presented here is that it provides a means of determining the 
relative effect of different types of defects on conductor failure rate, and 
thus allows more meaningful predictions to be made of interconnect 
reliability than has previously been possible. 
4 Conclusion 
1. Our analysis shows that the trend of increasing TSO as predicted by 
experimental results from progressively narrower conductors is 
eventually limited by topographic defects. 
2. Topographic defects are responsible for early device failures and hence 
lifetest measurements which yield T50 and a do not provide the 
information necessary to predict failure rates over the entire lifetime 
of a device. However, our analysis shows that it is possible to predict 
early failure rates in the presence of defects from a knowledge of the 
defect distribution and the failure characteristics of defected devices. 
3. The aim of this work is to develop a method of predicting the 
reliability of the interconnect system for a VLSI device . The method 
developed to assess the effect of defects on the failure rate of a 
single conductor will be combined with that described in an earlier 
paper [13] to determine the overall failure rate of a complex system. 
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Abstract 
This thesis proposes a new approach to the design of reliable VLSI inter-
connects, based on predictive failure models embedded in a software tool 
for reliability analysis. 
A method for predicting the failure rate of complex integrated circuit in-
terconnects subject to electromigration, is presented. This method is based 
on the principle of fracturing an interconnect pattern into a number of sta-
tistically independent conductor segments. Five commonly-occurring seg-
ment types are identified: straight runs, steps resulting from a discontinuity 
in the wafer surface, contact windows, vias and bonding pads. The rela-
tionship between median time-to-failure (Mtf) of each segment and physical 
dimensions, temperature and current density are determined. This model 
includes the effect of time-varying current density. The standard deviation 
of lifetime is also determined as a function of dimensions. A· minimum 
order statistical method is used to compute the failure rate of the intercon-
nect system. This method, which is applicable to current densities below 
106 AI cm2 , combines mask layout and simulation data from the design data 
base with process data to calculate failure rates. 
A suite of software tools called Reliant (RELIability Analyzer for iNTer-
connects) which implements the algorithms described above, is presented. 
Reliant fractures a conductor pattern into segments and extracts electri-
cal equivalent circuits for each segment. The equivalent circuits are used 
in conjunction with a modified version of the SPICE circuit simulator to 
determine the currents in all segments and to compute reliability. An inter-
face to a data base query system provides the capability to access reliability 
data interactively. The performance of Reliant is evaluated, based on two 
CMOS standard cell layouts. Test structures for the calibration of the 
reliability models are provided. 
Reliant is suitable for the analysis of leaf cells containing a few hundred 
transistors. For MOS VLSI circuits, an alternative approach based on the 
use of an event-driven switch-level simulator is presented. 
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Preface 
The development of CAD tools for the prediction of VLSI reliability is an 
emerging field of research. It has developed amid growing concern in the 
semiconductor industry about the reliability of the increasingly complex in-
tegrated circuits (ICs) being produced today. Historically, ICs have always 
been considered to be components having a high inherent reliability, in fact 
the move toward VLSI has been made possible by rapid increases in the re-
liability of the devices produced. However, reductions in minimum feature 
size and the use of thinner oxides and shallower diffusions produce increased 
stresses within ICs, accelerating the process of wearout. The probability of 
IC failure due to wearout is further enhanced by an exponential growth in 
the complexity of a single die. The growing importance of Application Spe-
cific Integrated Circuits (ASICS), with their limited production volumes, 
are forcing the industry to re-evaluate costly traditional methods of relia-
bility qualification through testing and burn-in procedures. These factors 
increase the need for CAD-based methods to predict the reliability of an 
integrated circuit, before manufacture. 
This is the first work to propose and implement a Reliability Analysis 
Software Tool for predicting the failure rate of an IC during the design 
phase. Several original contributions to knowledge are contained in this 
work and these are summarized below . 
• The application of a system reliability model to the problem of IC 
interconnect reliability is discussed in chapter 3 and the following 
points should be noted. 
1. The identification of 5 commonly-occurring features of intercon-
nect patterns, called segment types. These are straight runs, 
steps (caused when a conductor crosses a discontinuity in the 
wafer surface), contact wi"ndows, vias and bonding pads. The 
interconnect pattern is fractured into a collection of statistically 
independent conductor segments, each of which may be classified 
according to the 5 types mentioned above. 
11 
2. The development of suitable reliability models for these seg-
ments. 
3. The use of a minimum order statistical approach to calculate the 
reliability of the interconnect pattern, when subject to electro-
migration. 
4. The evaluation of interconnect reliability in terms of an actual 
reliability figure-of-merit (instantaneous failure rate), as opposed 
to the common practice of considering only the current density 
in each conductor. The method developed in this thesis is supe-
rior to the current-density approach in three respects. Firstly, 
considering only the current density ignores the complex depen-
dence of median time to failure (Mtf) and standard deviation (()") 
on conductor dimensions. Secondly, the effect of circuit complex-
ity is not taken into account. This is of primary importance in 
VLSI. Finally, the int~rconnect failure rates obtained here may 
be easily combined with similar figures for other failure modes. 
The approach used is therefore consistent with the long-term 
goal of estimating the reliability of the whole IC during the de-
sign phase . 
• A suite of software tools called Reliant (RELIability Analyzer for iN-
Terconnects) which fractures the interconnect pattern into segments, 
extracts the equivalent circuit of each branch and uses a circuit sim-
ulator (SPICE) to determine the reliability of all segments, has been 
developed. Reliant includes an interface to a data base query system 
which may be used to access reliability data interactively . 
• A method fo~ determining approximate current waveforms in aMOS 
VLSI circuit using a switch-level simulator, is presented. This ap-
proach has a considerable speed advantage when compared to the 
use of a circuit simulator and enables reliability data to be collected 
concurrently with the process of design verification. 
This thesis represents the author's original work and has not been sub-
mitted in any form to another University for the purposes of obtaining a 
degree. Where use has been made of work carried out by others, this has 
been duly acknowledged in the text. 
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The reliability of any piece of equipment may be defined as the proba-
bility that it will perform it's required function under stated conditions 
for a stated period of time [O'Connor 1981]. Reliability has always been 
an important consideration for the designer of electronic systems, partic-
ularly those systems having military or aerospace applications. A major 
factor which limits the complexity of all systems is the maximum relia-
bility achievable within the constraints of the available technology. The 
great technological advances in electronic engineering such as the devel-
opment of the transistor (1947) and the integrated circuit (1958) resulted 
in dramatic improvements in the reliability of electronic equipment, along 
with improved performance and reduced cost. Each of these developments 
therefore made possible an increase in system complexity, while maintain-
ing acceptable levels of reliability. However, since 1958 the development of 
IC technology has resembled an exponential function of time, rather than 
a series of step funct ions. As evidence of this, we may consider the an-
nual doubling in the number of active devices realizable on a single chip. 
This growth has largely been due to reductions in minimum feature size, 
although improved process control has also allowed the maximum chip size 
to grow to approximately 10mm by 15mm. ICs containing in excess of 
100 000 transistors are now common. 
This trend has important implications for reliability. Firstly, it will be 
shown that device scaling results in an increase in electrical stress, with a 
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Figure 1.1: Bathtub curve of instantaneous failure rate vs. time 
oncily, if the individual devices or interconnects are subject to failure accord-
ing to some random distribution, an increase in complexity (e.g. number 
of active devices on the chip) must necessarily increase the probability of 
failure at any given time. This is a fundamental issue which will be consid-
ered in detail in chapter 2 of this thesis , where a model for the relationship 
between reliability and complexity will be presented. It may be mentioned 
here in passing that when Ies were first developed, it was widely held that 
the reliability of an Ie was independent of the number of active devices 
on the die, because they were all manufactured simultaneously in a single 
manufacturing process. This argument is based on a deterministic view 
of the Ie in which, if one active device is "good", all will be "good". In 
fact , failure remains a random process and no matter how well controlled 
the manufacturing process may be, a distribution of times-to-failure for the 
devices on a single die will always be observed. 
The reliability of an Ie is traditionally pictured in terms of the bath-
tub curve of instantaneous failure rate versus t ime (Fig. 1.1 ). The unit 
of failure rate is the FIT ( IF IT = 1 failure per 109 hours, or 0.1% per 
million hours) . Three regions may be discerned on this graph. During the 
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infant mortality phase, lCs exhibit a decreasing failure rate. Failures which 
occur here are the result of gross built-in flaws or defects in devices or 
interconnects, which fail rapidly when stressed. Only a small percentage of 
lCs contain such defects and as they are removed by failure , the failure rate 
of the remaining components decreases toward zero. During the wearout 
phase, failure of "good" (i.e. defect-free) components through wearout 
becomes significant and an increase in failure rate is observed. It must 
be emphasized that the same wearout mechanisms may be responsible for 
many of the infant mortality failures, with the presence of defects acting 
as an acceleration factor. There is also a close relationship between these 
early reliability failures and yield failures caused by defects. For example, a 
severe photolithographic defect may cause an open circuit in a conductor, 
which is classified as a yield failure [Stapper 1983], [Maly 1985]. A less 
severe defect of the same kind may only cause a local narrowing of the 
conductor, which would eventually lead to a reliability failure when the 
conductor was stressed. 
Between the aforementioned two regions on the bathtub curve the fail-
ure rate approaches it's minimum value, which is the optimum region for 
operation of the lC. Temperature is a strong acceleration factor in most 
wearout mechanisms and operation at an elevated temperature may be 
used to accelerate the passage of the infant mortality phase. Burn-in pro-
cedures are commonly used in this way to qualify the reliability of ICs for 
military and aerospace applications. A typical burn-in procedure consists 
of operating the component at 85°C for 168 hours. Reliability qualification 
by burn-in can greatly increase the cost of a component, particularly in the 
case of small production volumes. A failure rate limit of 100F IT is widely 
used, and 10F IT has been proposed as a target for the near future. 
1.2 Failure Mechanisms in Integrated Circ-
uits 
The most common IC failure mechanisms reported in the literature will 
now be reviewed. The list is not exhaustive and no attempt is made to 
classify the failure mechanisms in order of importance. Only qualitative 
descriptions are given here, mathematical models for electromigration are 
presented in Chapter 2. 
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1.2.1 Electromigration (EM) in Thin Metal Films 
When an electron current flows through a metal conductor, it exerts two 
forces on the metal ions: an electrostatic force resulting from the interac-
tion between the negatively charged electrons and the positively charged 
ions and a friction force commonly known as the "electron wind" force. 
In metals, which are good conductors, the electron wind force dominates 
[d'Heurle 1978-1]. The result of this force is a movement of material in the 
direction of electron current flow. Electromigration has been observed to 
occur by lattice diffusion in several bulk metals. However, in the case of 
thin polycrystalline fihns of Ai and Au, the dominant mechanism for mass 
transport is migration along grain boundaries. The ratio between grain 
boundary flux and lat tice flux has been estimated at 106 for Ai [d'Heurle 
1970]. 
Grain boundary electromigration may lead to the failure of a conductor 
when a flux divergence occurs at a point in the material. A local flux 
divergence may occur at the interface between three adjacent metal grains 
in a polycrystalline film (the so-called "triple point"). It may also result 
from variations in grain size or diffusion coefficient. Temperature gradients 
caused by localized heating also influence the rate and direction of mass 
transport. The most common failure mode is the formation of a void, which 
grows in size until it's diameter equals the width of the conductor, causing 
an open circuit. Prior to this catastrophic failure, the increase in resistance 
caused by the growth of the void may gradually degrade the performance 
of the circuit. A different failure mode occurs when the flux divergence 
causes mass accumulation, leading to the formation of a hillock or whisker. 
This may result in a short circuit to an adjacent conductor, or the rupture 
of an overlaying dielectric. 
The process of electromigration is essentially current driven and the 
operating current density is the primary stress factor. The median time 
to failure (Mtf) of a conductor is inversely proportional to current density 
J when J is less than 105 Alcm2 and decreases more rapidly for higher 
current densities. The current densities occurring in modern high-speed 
VLSI circuits (particularly bipolar) may equal or exceed this value. For 
example, in a conductor 2/-Lm wide and 0.5/-Lm thick, a current of only 1mA 
is sufficient to produce a current density of 105 AI cm2 • The downward 
pressure on design rules can be expected to aggravate the situation [Woods 
1984]. 
Temperature is an acceleration factor in electromigration. Activation 
energies of the order of 0.54e V for grain boundary electromigration have 
been reported by several authors (see [Black 1974], for example). The statis-
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tical distribution of time to failure has generally been found to be lognormal. 
The median time to failure and standard deviation are strongly influenced 
by the dimensions of the conductor and the median grain size [Agarwala 
1970], [Scoggan 1975], [Kinsbron 1980], [Vaidya 1980], [Iyer 1984] . 
1.2.2 Time-dependent Dielectric Breakdown of Gate 
Oxides 
Since the development of the MOS transistor, there has been a steady 
decline in the thickness of the gate oxide used. In the case of transistors used 
as logic switches, thinner oxides were sought in order to reduce threshold 
voltages [Sze 1981]. In dynamic RAMs, thinner oxides compensate for 
the loss of storage capacitance due to shrinking layout dimensions. Oxide 
thicknesses of 200 - 300A are typical of modern MOS processes, with 100A 
- 200A layers being used in 1 MBit DRAMS [Baglee 1986-1). The absolute 
breakdown field strength of Silicon dioxide is approximately 10MV / em. 
The field strength in a dielectric looA thick, with 5V applied is 5MV / em, 
or 50% of the absolute breakdown value. As the field strength approaches 
the breakdown value, there is an increase in both the conduction through 
the oxide due to Fowler-Nordheim tunneling and the incidence of oxide 
failure. Both these phenomena are associated with the presence of defects 
in the oxide, such as trapped particles or pinholes. The distribution of 
time to failure is lognormal, with applied voltage the primary stress factor. 
Activation energies of O.6e V to O.8e V have been reported for an Al-Si02 
system [Anolick 1980]. 
1.2.3 Threshold-voltage Shifting Effects in MaS Dev-. Ices 
Some physical phenomena may give rise to a shift in the threshold voltage 
VT of a MOS transistor after manufacture. This is not a catastrophic fail-
ure, but a sufficiently large shift in VT will cause the circuit to malfunction. 
The time to failure depends on the criterion of failure, i.e. the maximum 
VT shift which will still allow the particular circuit to function correctly. 
Threshold shifts are caused by mobile ions trapped in the gate oxide [Ly-
coudes 1980] and hot-carrier injection from the channel into the gate oxide 
[Eitan 1981], [Takeda 1982], [Sabnis 1986]. The incidence of the former 
is related to Sodium ion contamination during the fabrication process and 
may be largely eliminated through careful processing. Hot-carrier injection 
is prevalent in short-channel transistors, where large electric fields occur 
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in the vicinity of the drain. When the electric field exceeds approximately 
lOOk V / em , the carriers absorb more energy from the field than they are 
able to lose through scattering and their net energy level increases, relative 
to the energy levels of conduction and valence bands. Because these carri-
ers are no longer in thermal equilibrium with the lattice, they are known as 
"hot-carriers" . The hot-carriers produce more electron-hole pairs through 
impact ionization. Once a certain energy threshold is reached, this process 
becomes self-sustaining and avalanche multiplication begins. In an-channel 
device, most of the electrons produced by impact ionization are collected 
by the drain, while the holes flow to the substrate to form the substrate 
current . The magnitude of the substrate current may be used as a measure 
of the incidence of hot-carrier formation in transistors. A small percentage 
of the hot carriers will have sufficient energy to surmount the Si-Si02 en-
ergy barrier and may be injected into the oxide. Both holes and electrons 
may enter the oxide in this manner, although the effect of hot-electrons 
has been more widely reported. The energy barrier for electrons is 3e V, as 
opposed 4e V for holes, which suggests that most hot-carrier injection is the 
result of electrons. An injected charge 8Q give rise to a shift in threshold 
voltage of 8V = 8Q/Cox • The density of fast states at the Si-Si02 interface 
near the drain is also increased. 
When constant-voltage scaling is applied to the device, the magnitude of 
the electric field increases and with it the likelihood of hot-carrier injection. 
The time to failure has been found to be a negative exponential function 
of applied voltage [Sabnis 1986]. Solutions to this problem which have 
been proposed are the graded drain transistor [Takeda 1982] and the lightly 
doped drain (LDD) transistor [Ogura 1981]. Both these techniques attempt 
to reduce the electric field in the vicinity of the drain. Unfortunately, it has 
been found that structures fabricated in this manner are more susceptible 
to damage by electrostatic discharge (see paragraph 1.2.5) [Duvvury 1986]. 
1.2.4 Alpha-particle Induced Soft Errors 
The phenomenon of soft errors in DRAMs caused by incident a-particles 
was first reported in 1979 [May 1979]. These particles, which originate 
in the metals used in the packaging and interconnect layers , may have 
high energy levels. 'When an a-particle passes through Silicon, it produces 
electron-hole pairs by impact ionization along it's path. This series of 
electron- hole pairs is known as an a-particle track. The charge generated 
in this manner may cause a soft error if it is collected by a memory storage 
cell , or if reaches one of the bit lines during the t ime interval when the 
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bit lines are floating. The latter effect may be reduced by minimizing the 
ratio of bit-line floating time to cycle time. As the size of DRAM storage 
cells decreases , the critical charge Qcrit needed to change the state of the 
cell is reduced accordingly. Therefore scaling the memory cell increases it 's 
susceptibility to soft errors. 
Some techniques for reducing the Soft Error Rate (SER) of DRAM 
cells by structural modification have been proposed. The so- called HI-C 
technique [Tasch 1978] uses a shallow implant below the storage node to 
increase the capacitance and to reduce the storage node depletion volume. 
The result is a memory cell with an increased critical charge and a reduced 
ability to collect carriers generated by a-particles. Sai-Halasz has proposed 
a blanket buried n-type grid in the p-type substrate of the DRAM, which 
acts as a collector for the excess electrons [Sai-Halasz 1982]. The use of 
trench capacitor structures has also been found to reduce the SER [Ishiuchi 
1986], [Baglee 1986-2]. 
1.2.5 Electrostatic Discharge (ESD) 
Damage to an IC through ESD may occur when a static charge buildup on 
an external object is allowed to discharge through one of the pins on the 
integrated circuit. Such static charges are caused by triboelectric generation 
or electrostatic induction [Moss 1986]. The results of the discharge may 
include dielectric breakdown, junction breakdown, metallization damage, 
latchup, soft errors and the creation of latent defects, which fail at some 
future time. Methods of avoiding ESD damage fall into two categories: 
• A voidance of static charge buildup by improved handling and assem-
bly techniques; 
• Design of protection networks for the input and output pins. Typical 
VLSI input protection networks include a thick-oxide nMOS transis-
tor providing primary protection and a diffused resistor and a field 
plate diode for secondary protection. For output protection, it is pos-
sible to design the output driver transistor to safely withstand 5k V 
discharges [Duvvury 1986]. 
The trend toward VLSI has increased ESD susceptibility, due to the use of 
thinner dielectrics and reduced conductor spacings. 
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1.3 A Statistical Approach to Design for Re-
liability 
It has been shown for several important failure mechanisms that the shrink-
ing of layout design rules has a negative impact on reliability. Razdan and 
Strojwas define layout design rules as follows [Razdan 1986]: 
Layout design rules are constraints placed on the designer 
by the process capabilities. The rules are set such that chips 
following the rules will have an acceptable yield and the number 
, of circuits which may be placed on the chip is maximized. 
This definition should be extended, by including the requirement that the 
design rules should also result in circuits having an acceptable reliability. 
The requirements for optimization of yield and reliability may be quite 
different. In developing design rules based on yield considerations, the 
aim is to determine a set of dimensional constraints (such as minimum 
size, minimum overlap, minimum spacing) for each mask layer which will 
guarantee some minimum yield figure, given that the circuit is subject 
to catastrophic failure caused by shorts, breakdown or parasitic effects. 
Design rules are determined by considering the effect on circuit operation 
of disturbances in the fabrication process. These disturbances include local 
variations such as spot defects and global variations caused by underetching 
or misalignment. The design rules determined in this way generally have the 
property that they are absolute, in that they do not depend on the electrical 
variables (voltage, current) in particular parts of the circuit. They are also 
global, being valid for all parts of a layout or several layouts using the same 
technology. 
Design rules for reliability, on the other hand, must be designed to limit 
the electrical stress applied to each part of the circuit. For example, a 
design rule for electromigration which has been widely used in the past, 
states that the current density in a conductor may not exceed 105 AI cm2 • 
This rule is a relative one, because it requires a priori information about the 
current in a conductor before the conductor width can be established. It 
is also a local rule, in that it's application will result in different conductor 
widths being used in different parts of the circuit. 
'While design-for-reliability rules such as this have proven valuable to 
designers in the past, they have limitations. Firstly, they do not give any 
quantitative indication of the reliability of a structure (e.g. a conductor 
or transistor) designed according to the stated rules. Consequently, the 
designer is not able to predict the reliability of the st ructure during the 
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design phase, nor is it possible to combine the reliability figures for all 
structures in order to predict the overall reliability of the IC. Secondly, 
these rules do not explicitly indicate the relationship between reliability and 
chip surface area and so it is not possible to globally optimize the trade-off 
between chip size and reliability. The downward pressure on design rules 
may demand that future designs be optimized in this manner. Thirdly, it 
is often difficult to interpret the rules correctly. For example, it is not clear 
how the maximum current density rule should be applied to circuits where 
currents are complex functions of time. 
This thesis proposes that design-for-reliability should not be based solely 
on design rules, but that predictive models for failure mechanisms be used 
to predict the act~al reliability of each device or conductor. The decision 
as to what a critical dimension should be, should be based on the actual 
reliability implications of that decision. This may be weighed against other 
considerations, such as area or circuit performance. If this approach is 
applied to all the significant failure modes, it will become possible to predict 
the reliability of the IC as a whole, during the design phase. 
This approach offers two significant benefits for the IC manufacturer: 
• the ability to produce more optimized designs, and 
• the ability to predict product reliability without resorting to costly 
qualification procedures. 
1.4 Integrating Design-far-Reliability with the 
CAD Environment 
To be effective, this design-for-reliability strategy must be supported by the 
CAD environment. Software tools must be developed to provide reliability 
data to the design data base, which may be used to create new designs, or 
to modify existing ones. Much of the data required for reliability prediction 
is already available in the design data base and new tools should make use 
of this wherever possible. 
Two paradigms for CAD tools supporting design-for-reliability are pro-
posed. 
A Reliability Analysis Tool This tool makes use of the layout descrip-
tion file, simulation input waveforms and process information to com-
pute the reliability of a chip in the presence of various failure mecha-
nisms. Reliability is evaluated in a piecewise manner, with reliability 
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data on specific failure mechanisms or structures stored individually 
in the data base. It is possible to interrogate this data base interac-
tively. 
Synthesis Tools Tools which perform the operations of device design, 
placement, routing and compaction, taking reliability into consid-
eration. These tools are designed to optimize the trade-off between 
reliability and other design parameters. 
The Reliant program described in Chapter 3 is an example of a reliability 
analysis tool. 
1.5 Previous Work 
vVhen work on this thesis began in June 1985, no reports of software tools 
for IC reliability prediction existed in the literature. In June 1986, the 
author and Prof. K.F. Poole submitted a paper for publication in the IEEE 
Transactions on Reliability, describing methods for the implementation of 
such a program [Frost 87]. In December 1986, two papers were presented 
at the International Conference on Computer-aided Design (ICCAD- 86) 
which partially addressed the problem. [Hall 1986] described a program 
called SPIDER, which determines the current density in interconnects using 
a modified finite difference approach. [Hohol 1986] described RELIC, a 
program which computes cwnulative wear functions for a nwnber of failure 
modes. These papers address aspects of the problem, but do not provide a 
predictive method of assessing the reliability of a VLSI design, in terms of 
hazard rate, probability density function (Pdf) or cumulative distribution 
function (Cdf). Hence this work is the only one which offers a solution to 
this problem. 
1.6 Summary of this Thesis 
Mathematical and statistical models for IC interconnect reliability are de-
veloped in Chapter 2. System models for reliability are introduced and 
a method for predicting the reliability of an IC , based on a systems ap-
proach is presented. This model is used to predict the reliability of a VLSI 
interconnect system which is subject to electromigration. The limitations 
on the applicability of this model are discussed in detail. Models for the 
dependence of interconnect reliability parameters on current density, phys-
ical dimensions and temperature are developed, based on a critical analysis 
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of the available literature. Methods for determining these parameters are 
presented. 
Chapter 3 is devoted to the design of the Reliant software analysis tool 
for VLSI interconnects, which is based on the mathematical and statistical 
models developed in chapter 2. The structure of this program is described 
and the choice of algorithms and data structures is explained. 
In Chapter 4, the performance of Reliant is evaluated using two VLSI 
leaf cells. The limitations of reliability prediction tools based on circuit sim-
ulators are discussed and an alternative approach to MOS VLSI prediction 
using a switch-level simulator, is proposed. 
Chapter 5 summarizes the results achieved and suggests some directions 
for future research. 
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Chapter 2 




In this chapter, a reliability model of a VLSI interconnect system is devel-
oped. The interconnect system is subject to wearout due to electromigra-
tion induced void formation. 
There were several reasons for the choice of this particular reliability 
problem. Interconnects are becoming an increasingly important factor in 
VLSI, occupying a large percentage of the die area and limiting the speed 
performance. It is expected, therefore that interconnect reliability will have 
a major influence on overall chip reliability. The large number of papers 
on electromigration which have appeared since 1970 support this view and 
also provide a useful source of experimental data. A significant feature 
of electromigration is that it is not confined to individual active devices. 
As the interconnect pattern is more closely associated with circuit design 
rather than device design, a method for designing reliable interconnects 
is of particular value to the designers of circuits and software tools for 
automated layout. 
The method was developed with the following goals in mind . 
• It should be "design-sensitive" , reflecting the factors which are influ-
enced by the circuit designer, rather than the process engineer . 
• The algorithms used should be simple enough to enable complex cir-
cuits to be analyzed in a reasonable time. 
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• Because the electromigration process is not yet fully understood, the 
best available physical models should be used. Software should be 
constructed in such a way that better models may be incorporated as 
they become available. 
2.2 A System Model of the Reliability of 
VLSI Interconnect Patterns 
The interconnect patterns found in VLSI circuits are highly complex. How-
ever, these patterns generally consist of collections of a small number of 
features, such as straight conductors, contact cuts and vias. These features 
will be referred to as segments. The reliability of each segment depends on 
the current density in the segment and it's dimensions. Assume that 
• the reliability of each segment is known; 
• the reliability of each segment is independent of all other segments. 
The interconnect pattern as a whole may then be viewed as a system of 
segments, and the reliability thereof may be determined using the theory 
of system reliability. 
Fig. 2.1 shows a block diagram of an-component series- connected 
system. A system of this type has no redundancy and will fail when anyone 
of it's components fails. The reliability of a series-connected system is equal 
to that of the minimum order statistic of the reliability of it's components. 
The minimum order statistic represents the "weakest" component in the 
system. In Fig. 2.2, a parallel-connected system having n parallel paths is 
shown. This circuit possesses redundancy, as all n components must fail 
to cause system failure. The reliability of this system is described by the 
reliability of the maximum order statistic, or "strongest" component. The 
reliability of complex systems may be determined by the decomposition of 
parallel and serial paths. 
The pattern of a complete interconnect mask layer may be treated as a 
series-connected system if and only if the failure of any segment therein will 
lead to the failure of the Ie. This restriction therefore excludes chips having 
built-in redundancy at the functional level. Furthermore, the interconnect 
pattern itself may not contain redundant paths. In the remainder of this 
thesis , non-redundant circuits will be assumed. 
In defining a set of segment types, the following factors were considered . 
• The set must be comprehensive, i.e. it must include all features com-
monly occurring in VLSI interconnect patterns. 
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Figure 2.1: A n-component series-connected system 
• It must be sufficiently "fine-grained" to model the simplest features 
which may occur individually in an interconnect pattern. 
• The condition of mutual statistical independence of the segments (i.e. 
the reliability of any segment is independent of the states of all other 
segments) must always be satisfied. 
• It must be possible to characterize the reliability of each segment type 
independently by means of test structure measurements. 
The following five segment types were chosen, based on these considerations 
(see Fig. 2.3). 
• A straight conductor of length L, width W. This will be referred to 
as a Run segment. 
• A Contact segment containing a contact cut of width W, height H, 
and a surrounding area of metal. A contact only occurs on the lower 








Figure 2.2: A n-component parallel-connected system 
• A Via segment, containing a via cut of width W, height H, and a 
surrounding area of metal. A via only occurs in a multilayer metal-
lization process, between M eiall and M eia12 layers . 
• Step segment, which occurs when a metal track runs over a discon-
tinuity in the underlying surface. This segment type was included 
to model the conductor thinning and stress concentration which may 
occur in such cases. In the following discussion, a step will only 
be considered to have occurred when a M eial1 conductor crosses a 
Polysilicon line at a 90° angle. It is assumed that the intermetal di-
electric has sufficiently planarized the surface that steps will not occur 
on M eia12. Note that the length L of this segment is defined as being 
in the direction of current flow and the width W in the orthogonal 
direction . 
• A Pad segment is used to model the reliability of a bonding pad. 
Each segment has some dimensional parameters associated with it. The 
process of fracturing the interconnect pattern into a set of segments con-
sists of identifying instances of the segment primitives and determining the 
dimensional parameters of each instance. The requirement of statistical 






.. .. . . ~ 
We I ~ 
Le 










Figure 2.3: Set of conductor segment types used to model reliability 
• The length of a segment must be greater than a minimum value. A 
void which forms in a grain boundary will generally have a diameter 
smaller than the median grain size, generally 3f..lm or less. Also, 
there is usually a hillock of material associated with the formation 
of a void, which may drift some distance along the conductor. For 
statistical independence, the minimum segment size must contain the 
region of void and hillock growth. For the first 10% of failures, it has 
been found that voids are generally smaller than the grain size and 
that when a hillock forms , it always does so within lOf..lm of a void 
[LaCombe 1986]. It appears reasonable, therefore to take 3f..lm as the 
absolute minimum segment length, with lOf..lm a more conservative 
value. 
• The flux divergence must be approximately zero at the interface be-
tween two segments and the current flow direction must be perpen-
dicular to the interface. This ensures that the current flow pattern in 
a segment is not influenced by the patterns in adjacent segments. 
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A restriction must also be placed on the maximium current density, to avoid 
thermal interaction. This is discussed in paragraph 2.5.2. The segment 
dimensions shown in Fig. 2.3 are derived as follows. 
Runs The segment has a length L >= 10J.Lm and width W. 
Contacts and Vias These segments consist of a cut of width Wc and 
length Lc. The surrounding metal width is taken as 2.Lambda, where 
Lambda is the minimum feature size of the fabrication process. The 
overall metal width is therefore W = Wc + 4.Lambda. The distance 
from the interface to the edge of the cut is taken as W, at which 
point the flux divergence is approximately zero [Horowitz 1983]. The 
overall metal length is therefore L = Lc + lYc + 4.Lambda. 
Steps A step has a width W and a length L >= 3J.Lm. 
Pads A pad has a length Lp which is the length of the bond wire contact 
area and a width Wp • • 
2.3 Characterizing the Reliability of Con-
ductor Segments 
The approach developed in the preceding paragraph assumes that the reli-
ability of each segment is known. This data must be acquired by means of 
tests on a range of test structures. For accurate reliability prediction, the 
reliability parameters of the manufacturing process must be fully charac-
terized in this manner, on a regular basis. 
2.4 Minimum Order Statistics 
Models for the reliability of the minimum order statistic of a collection of 
segments will now be presented. 
Each segment has a probability density function (Pdf) of lifetime, p(t). 
The associated probability that the segment has failed, or cumulative dis-
tribution function (Cdf), is P(t). Taking the time at which stress is applied 




The reliability of the segment R(t) , which is the probability that it has not 
failed by time t, is 
R(t) = 1 - P(t) (2.2) 
The hazard function, or instantaneous failure rate h(t) is the rate at which 
segments would fail, if a large number of segments were evaluated. 
p(t) 
h(t) = 1 _ P(t) (2.3) 
Consider an interconnect pattern consisting of n segments, each having a 
different Pdf pj(t) and Cdf Pj(t). The Cdf of the interconnect pattern P&(t) 
is given by 
n 
p&(t) = 1 - II(1 - pj(t)) (2.4) 
i=l 
For the special case where all segments are identical, this reduces to 
p&(t) = 1 - (1- P(t)t (2.5) 
It can also be shown that the instantaneous failure rate h&(t) of the in-




The proof of this theorem which is found in most statistics textbooks uses 
a Markov chain model, where each element has an exponential lifetime dis-
tribution. In fact, this is a general result which is independent of the nature 
of the distribution used. A proof of this theorem appears in Appendix A. 
As mentioned in Chapter 1, a maximum failure rate of 10FIT is con-
sidered acceptable for the chip as a whole. This extremely low failure rate 
is attained when Pi(t) « 1. When considering only the "early failures", 
the following approximations may be made: 
n 






The method described here is not limited to conductor failure. It may be 
applied across several failure mechanisms, provided that the aforementioned 
assumptions remain valid. Equations 2.4 and 2.6 may be used to predict the 
Cdf and failure rate of the IC, taking all failure mechanisms into account. 
2.5 Statistical Models of Electromigration 
Failure 
The choice of distributions for the conductor segments, and the dependency 
of statistical parameters on various factors will now be considered. 
2.5.1 Distribution of Conductor Lifetimes 
In the following discussion, the lifetime of a conductor segment refers to 
the time at which an open-circuit occurs. However, the analysis method 
presented here may also be applied to other lifetime definitions, e.g. the 
time at which a 10% resistance increase has taken place. 
In the literature, the lognormal distribution is used by most authors 
to model electromigration failure (see [Black 1974], for example). This 
distribution is generally found to fit experimental lifetest data well. The 
form of the lognormal Pdf is 
( ) 1 ( 1 [In t - In t50] 2) p t = . !<C exp --2 
v2~at a 
(2.10) 
The lognormal distribution is characterized by two parameters, the me-
dian time to failure (Mtf) t50 and the standard deviation a. The lognormal 
distribution is formed by substituting x = In(t) and j.l = In(t so ) in a nor-
mal distribution N( x, j.l, a) . Note that unlike the normal distribution, the 
median is not equal to the mean in a lognormal distribution. Also, the 
parameter a is the square root of the variance of the prototype normal dis-
tribution and not of the lognormal distribution itself. Fig. 2.4 shows the 
Pdf and Cdf of a lognormal distribution having t50 = 1 and a = l. 
The theoretical basis for the use of the lognormal distribution to model 
thermally-activated failure mechanisms such as electromigration is now con-
sidered. In a polycrystalline metal thin film with an ideally textured grain, 
the atomic ft.ux along a grain boundary is [d'Heurle 1978-2]: 
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Figure 2.4: pet) and pet) for the lognormal distribution (tso = 1, U = 1) 
(2.11) 
where Nb is the atomic density, 8 is the effective width of the boundary, d 
is the average grain size, Db is the diffusion coefficient, Z'bq is the effective 
charge, and c is the applied electric field. The diffusion coefficient is a 
negative exponential function of temperature: 
(2.12) 
Substituting 2.12 in 2.11 and writing c = pJ where p is the resistivity of 
the metal and J the electron current density, we obtain 
(2.13) 
The time to failure tL is inversely proportional to the rate of mass transport. 
Neglecting the absolute temperature term below the line in equation (2.13), 
the following expression for t L is obtained: 
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(2.14) 
where C is a constant. The inverse exponential dependence on absolute 
temperature (Arrhenius relationship) shows the influence of thermal energy 
level on atomic mobility. 
Equation (2.14) shows that tL would be lognormally distributed if the 
thermal energy levels are normally distributed. Therefore, apart from it's 
usefulness in describing measured data, the use of the lognormal distri-
bution would appear to have a good theoretical basis. However, an in-
consistency arises when considering conductors of different lengths. As 
the lognormal distribution does not have the property of closure, a series-
connected system of segments, each having a lognormal lifetime distribu-
tion, will have a lifetime distribution which is not lognormal. This poses 
a theoretical problem when comparing conductors having different lengths. 
Consider a conductor of length L,' which has a lognormal lifetime distri-
bution. If two of these conductors are connected in series, the resulting 
conductor of length 2L will not have a lognormal lifetime distribution. In 
practice, the lognormal distribution is used to fit conductor lifetime data 
regardless of the conductor length. 
It has been proven empirically that the minimum order statistic pro-
duces an approximately lognormal distribution for early failures (see Ap-
pendix B). A lognormal distribution is fitted to the minimum order statis-
tical distribution in the region t < < tso by choosing appropriate values of 
tso and u. These fitted parameter values are called t~o and u' respectively. 
Fig. 2.5 shows the result for n = 102, 104 and 106 elements. A good cor-
respondence is obtained over 7 decades of pet), for all values of n. This 
is consistent with the experimental observations of LaCombe, et al that 
the early failures are lognormally distributed for various conductor lengths 
[LaCombe 1986]. Figs. 2.6 and 2.7 show the normalized variation of t~ 
and u' with n, respectively. These graphs may be used to determine the 
parameters of a single via from the parameters of a via chain test structure. 
2.5.2 Mtf Dependency on DC Current Density 
The Mtf of the lifetime distribution is described by equation 2.14, with 
constant C taking a specific value. This constant will be denoted by the 
symbol G, to indicate it's dependence on geometric factors: 
G (Ea) 
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Figure 2.5: log(p(t)) vs. log(t) for minimum order statistic and lognormal 
distribution 
This first-order theoretical expression does not adequately model the de-
pendence of Mtf on current density at all current levels. The following 
expression, originally due to [Black 1968] has been widely used: 
G (Ea) tso = In exp kT (2.16) 
where n is an exponent whose reported values in the literature vary from 1 
to 5 [Huntingdon 1961]' [Black 1968], [Blair 1970]. The measured values of 
n show an increase from 1 for J :::; lOS AI cm2 to 5 for J 2: 2 X 106 AI cm2 • 
The theoretical expression 2.15 therefore only agrees with measured results 
for J :::; lOS Alcm2• In addition to the problem of choosing the correct 
value of n, variations in the value of Ea with stress have also been reported 
[Partridge 1985]. 
tdodelling the effects of stress and temperature on Mtf is extremely 
important for accurate reliability prediction, because measurements are al-
ways performed on test structures at elevated temperatures and current 
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Figure 2.6: t~o/tso vs. n 
conditions using expressions such as 2.16. The use of incorrect values of n 
and Ea can lead to highly inaccurate predictions, when extrapolating over 
several hundred degrees of temperature and two or three decades of cur-
rent density. Recently, McPherson proposed that the variations in nand 
Ea may be accounted for by using a generalized Eyring model for electro-
migration, in which the reaction rate is determined by the stress-dependent 
free energy of activation [McPherson 1986]. Writing McPherson's result in 
a slightly different form, we obtain the following expression for M tf: 
G (Ea) 
tso = Jeff exp kT (2.17) 
where 




Constants 'ito , 'it l and Ea are determined by measurement. The effective 
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Figure 2.7: a'javs. n 
J, for J « 1j1J! (~5 x 105 Ajcm2 ). For J above this value, Jeff increases 
exponentially. Equation 2.17 provides the best model for Mtf currently 
available. 
The existence of a current density threshold in Aluminum, below which 
no electromigration takes place, has been proposed by Blech [Blech 1976]. 
This hypothesis is based on measurements of atom drift velocity using the 
Blech-Kinsbron edge displacement method [Blech 1975]. The test struc-
ture consisted of a stripe of Aluminum deposited on a layer of Titanium 
Nitride. An electric current will tend to concentrate in the stripe, because 
of it's lower resistivity and the stripe is displaced in the direction of current 
flow. The rate of displacement is used as an estimate of average ion drift 
velocity. In testing conductors in this way, Blech found that no displace-
ment occurred at current densities less than 1.1 x 105 Aj cm2 for a 115flm 
long conductor and that this threshold increased with decreasing conduc-
tor length. English, et al have repeated this experiment with fine-grained 
Aluminum and report a threshold which is a factor of 4 lower [English 1983]. 
Blech explained this effect by suggesting that a compressive stress build-
up occurs as the current-carrying portion of the conductor is forced against 
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the non-current carrying portion beyond the anode. The total force applied 
to the conductor by the electron current is proportional to the product of 
the current and the conductor length, and this force must exceed the elastic 
deformat ion limit of the metal before hillocks form at the anode. 
The current density threshold concept has also been used in models of 
interconnect failure due to void formation [Gardner 1987], [Hohol1986]. It 
has not been used here, for the following reasons: 
• The conclusion that the overall length of the conductor influences 
the rate of mass flow, does not correlate with the observation by 
LaCombe, et al that electromigration failure is a local phenomenon. 
The Blech-Kinsbron structure will always produce a global movement 
of material, which will be related to the total force applied to the 
conductor. Void formation, on the other hand, is determined by the 
conditions pertaining at a grain boundary triple-point. Therefore the 
extrapolation of results from the former case to the latter case does 
not have a sound basis. 
• In the case of a conductor whose width is less than the median grain 
size, the conductor is effectively divided into "bamboo" sections, and 
the overall conductor length can have no influence on void formation 
at triple points. 
"'Then considering the effect of current density on Mtf of conductor seg-
ments, the possibility of thermal interaction between neighboring segments 
must be considered. As statistical independence is a requirement, the max-
imum current density must be limited to prevent significant self-heating. 
Consider a conductor of length L, width W and thickness T on the surface 
of a Silicon wafer. The insulating Si02 layer has a thickness H. The ther-
mal resistance of the dielectric layer is given by the following equation, if 
fringing effects are ignored: 
H 
Rth = K,LW (2.20) 
where K, is the thermal conductivity of Si02 • If a current I flows through 
the conductor, the dissipation is 
(2.21) 
where p is the resistivity of Aluminum. Assuming an isothermal substrate, 
the rise in conductor temperature due to self-heating is 
pTHJ2 
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Figure 2.8: 8T vs. J (conductor thickness = 0.5Ilm, dielectric thickness 
= 11lm) 
The rise in temperature as a function of J is shown in Fig. 2.8 for a 
conductor 0.51lm thick, on a 11lm dielectric. The self-heating effect (and 
hence the possibility of thermal interaction) increases rapidly above J = 
106 AI cm2 • This places an upper bound on the current density for which 
accurate results may be expected from the method used. 
2.5.3 Mtf and Current Pulses 
Thus far, the models for Mtf presented have assumed a constant (DC) 
current density J flowing through a conductor segment. In order to ac-
curately predict reliability of real-world ICs, the models must include the 
effect of a time-varying current density jet). The problem of developing a 
model for a general time- varying current density has not been solved yet, 
but several workers have investigated unidirectional and bidirectional cur-
rent pulses [English 1972]' [Bobbio 1974], [Kinsbron 1978], [Schoen 19S0], 
[English 19S3], [Towner 19S3], [Harrison 19S5]. These sources were inves-












Figure 2.9: A series of unidirectional, rectangular current pulses 
waveforms other than perfectly rectangular pulses. 
Fig. 2.9 shows a series of unidirectional, rectangular current pulses of 
amplitude Jp having a repetition frequency f = liT and pulse width t l . 
The duty cycle dis 
d = tl 
T 
(2.23) 
where 0 <= d <= 1. Let tsodc be the lifetime of the conductor when a 
continuous (DC) current of Jp is applied and tsop the lifetime when the 
current pulse series is applied: A second lifetime tsopo may be defined as 
the total "on" time during lifetime tLp. 
(2.24) 
If the DC model for Mtf is applied to the pulse series (which is equivalent 
to assuming that electromigration is a quasi-static process), then only the 
total " on" time will influence the lifetime of the conductor. The lifetime 
in terms of "on" time tLo should therefore be independent of duty cycle 
and could be determined using equation (2.15). The actual lifetime of the 
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conductor would be im'ersely proportional to d. 
(2.25) 
Attempts to verify equation (2.25) experimentally have been reported in 
the literature. Generally, equations of the following form have been used 
to fit the results obtained: 
t _ tSOdc 
sOp - dn (2.26) 
Towner, et al tested Aluminum conductors using a 1kHz square wave with 
duty cycles of 25%, 50% and 75% and having a peak value of 2 x 106 AI cm2 
[Towner 1983]. Their results showed a lifetime enhancement for small values 
of d, which was modeled empirically by equation (2.26) with n equal to 2. 
Miller tested Aluminum conductors at a repetition frequency of 250 
kH z, a peak current density of 4 x 106 Ajcm2 and duty cycles from 25% to 
100% [Miller 1978]. His results are best approximated by n = 3.25. 
Schoen has attempted to explain Miller's results by proposing the ex-
istence of a damage relaxation mechanism, which allows the damage accu-
mulating during the pulse" on" time to be removed during the" off" period 
[Schoen 1980]. While the possibility of a relaxation mechanism cannot be 
ruled out, Schoen's analysis assumes total reversibility of the accumulated 
damage, which is unlikely. Furthermore, in order to match the strong de-
pendence of tsOp on d, he was forced to use an unrealistically small value 
for the time constant of the relaxation process (3.6ms). 
English and Kinsbron have argued that temperature gradients due to 
self-heating are responsible for the divergent results reported by other work-
ers [English 1983]. They have attempted to avoid this problem by mea-
suring electromigration mass transport at current density levels less than 
106 AI cm2 , using the Blech- Kinsbron edge displacement technique. Their 
results are attractive, in that they indicate n = 1 as predicted by the DC 
model. However, this result must be treated with caution because of the 
indirect method of measurement used. 
Little work on the effect of bidirectional current pulses on conductor life-
time has been reported. The lifetime of conductors carrying an alternating 
current is greatly increased, compared to the DC case [d'Heurle 1971]. This 
is indicative of a partial reversibility of electromigration damage, when the 
direction of current flow is reversed. Bobbio, et al have used resistance 
measurements to demonstrate this effect [Bobbio 1974]. The time constant 
associated with the reversal was of the order of several hours. However, 
they did not relate this effect to conductor lifetimes. 
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From the results summarized above, it is clear that there are large vari-
ations in the results obtained by different workers and much of the data is 
inconclusive. A coherent model for pulse- induced electromigration which 
is supported by experimental data does not exist at present , although one 
is currently being developed [Harrison 1988]. As the goal of this thesis is to 
present a method for prediction of interconnect reliability, it was decided 
to use the best model currently available, but to structure the algorithms 
and software tools in such a way that improved models could be included, 
as they are developed. 
2.5.4 A General Model for Electromigration Caused 
by a Time-varying Current Density 
The model used in this thesis is based on the DC model for Mtf. The 
damage function f(t) is defined as that fraction of the median lifetime 
of the conductor which has been consumed by damage at time t. From 
equation (2.17) it follows that 
f( t) = .!.-. = tJeff(j(t)) exp (_ Ea) ( tso G kT 2.27) 
During a time interval 8t at time t, the damage function is increased by an 
amount 8f, where 
8f = Jeff(j(t)) (- Ea) Ct 
G exp kT U (2.28) 
Therefore the total damage to time t is 
f(t) = ~ (fat JeJf(j(T))dT) exp (- :;) (2.29) 
From equation (2.27) , the Mtf may be written in terms of f(t) as follows: 
t G (Ea) 
tso = f(t) = t J~ JeJf(j(T))dT exp kT (2.30) 
Equation (2.30) reduces to equation (2.25), if j(t) is a square wave having 
peak value Jp and duty cycle d and the integral is evaluated across one or 
more cycles of j(t). This provides the most pessimistic estimate of lifetime 
for this case, as there is no lifetime enhancement for small values of d 
included in the model. When considering bidirectional current flow, the 
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Figure 2.10: tso vs. conductor width W 
This model is probably optimistic for the case of a conductor carrying a 
symmetrical current waveform, as it predicts an infinite lifetime for such a 
conductor, independent of the current amplitude. 
2.5.5 The Dependency of t50 and (J on Physical Di-. menSlons 
Finally, the effect of the physical dimensions on tso and u of conductor 
segments will be considered. 
Run Segments 
The relationship between conductor width, tso and u has been widely stud-
ied for the case of straight conductors. Figs. 2.10 and 2.11 show tso and u as 
functions of conductor width VV, determined experimentally by [Kinsbron 
1980J. Similar results have been reported by other workers [Scoggan 1975J, 
[Vaidya 1980], flyer 1984J. tso Shows a linear decrease with decreasing W, 
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Figure 2.11: (T vs. conductor width W 
narrower conductors, the lifetime is improved. (T Increases monotonically 
with decreasing W, but the rate of increase is much greater when W is less 
than the median grain size. The form of these functions may be explained 
in terms of the number of grain boundary triple points which contribute 
to void formation across the width of a conductor (see Fig. 2.12). When 
the conductor is several grain sizes wide, the formation of an open circuit 
requires that a sufficient number of triple points be aligned across the width 
of the conductor. As the width increases, the probability of this occurring 
is reduced and the lifetime is enhanced. Also, the wider the conductor, 
the smaller the variation in lifetime will be between different segments, 
implying a small value of (T. If W is less than the median grain size, the 
conductor acquires a "bamboo" -like grain structure, in wh~ch the migra-
tion of metal is blocked at intervals by grain boundaries perpendicular to 
the direction of current flow. The narrower the conductor, the smaller the 
probability of including a triple point within a segment and so tso increases 
rapidly with decreasing width. (T Increases at small widths because of the 
greater variation in lifetime between segments which contain triple points 
and those which do not. A Monte Carlo simulation of void growth at triple 
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WI 
Figure 2.12: Typical conductor gram structure for different conductor 
widths 
points has provided good qualitative agreement with this model [Nikawa 
1981]. A contributing factor to the increase in (J at submicron linewidths 
is the presence of local width reductions due to photolithographic defects. 
Empirical equations may be used to model the dependencies of the 
geometry factor G and (J on W. Expressions of the following form provide 
a good fit with measured data in the literature [Frost 1987]: 
C3 
G = G(W) = ClW + C2 + Wn (2.32) 
C4 (J = (J(W) = - + Cs Wm 
where Cl ) C2 ) C3 ) C4 ) Cs) nand m are constants. 
(2.33) 
The effect of length on tso and (J has also been widely studied. Conduc-
tor length is modeled implicitly in the minimum order statistical method 
used here. A conductor of length L is modeled as n unit length conductors 
in series) where LE = unitlength = lOl-lm. 
n = L/LE (2 .34) 
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The yariations in tso and (7 with n are derived in Appendix C. The variations 
in effective Mtf (t~o) and Sigma ((7') with n were discussed in paragraph 
2.5.1. 
Contact, Via, Step and Pad Segments 
Little information on the reliability of these structures is available in the 
literature. Prokop and Joseph studied the geometry-dependence of Al- Si 
contact reliability [Prokop 1972], but their results have not been verified by 
other workers. 
2.6 Summary 
A method of analyzing the reliability of an interconnect pattern has been 
presented. This may be summarized as follows. 
• The interconnect pattern is fractured into a collection of segments: 
Runs, Contacts, Vias, Steps and Pads. 
• The Mtf of each segment is determined using equation 2.31. The 
geometry factor G is determined by the segment type and it's dimen-
SIons. 
• Sigma is determined by the segment type and it's dimensions. 
• A lognormal distribution is assumed for each segment. 
• The reliability of the interconnect system is determined as the mini-
mum order statistic of the reliability of all the segments. . 
• The method is limited to current densities less than 106 AI cm2 • 
2.7 An Example 
An approximate analysis was performed on the interconnect mask of an IC, 
of which some conductor characteristics were measured. The circuit was 
a 3100-gate CMOS standard cell design, with double layer metallization 
and a minimum feature size of 2/-lm. Some parameters of the interconnects 
layers are summarized in Table 2.1. A constant current of 3/-lA was assumed 
for all logic interconnects, and the current in the Ground and VDD buses 
calculated accordingly. The geometry factor for Runs was based on the 
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Layer Min. Width Steps Vias/ Thickness Total 
(J-lm) Contacts A Length (J-lm) 
Metal 1 4 55296 36018 6000 367800 
contacts 
Metal 1 3 0 7884 6000 656640 
Vlas 
Metal 2 5 62137 16935 8000 1107500 
VIaS 
Table 2.1: 3100 Gate CMOS standard cell circuit 
data of [Kinsbron 1980]. Simple geometrical models were used to determine 
geometry factors for other segment types (see Appendix D). 
The interconnect failure rate is shown in Fig. 2.13, as a function of 
time. The interconnect pattern is seen to be highly reliable: a failure 
rate of lOP IT is not exceeded for more than 30 years. A breakdown of 
the failure rate data shows that the power and ground buses contributed 
roughly 60% of the total, followed by the contact windows with 30%. Runs 
in logic interconnects contribute less than 2% of the total, despite the fact 
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Figure 2.13: Failure rate of interconnects (3100 gate CMOS circuit) 
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Chapter 3 





In this chapter, the design of the Reliant suite of software tools is described. 
Predicting the reliability of an interconnect pattern requires a data base 
consisting of the following information: 
• the mask layout, 
• current waveforms for each conductor, 
• process reliability data, 
• an environmental specification. 
A high priority when designing Reliant was to develop a tool which could 
easily be integrated into a typical CAD environment. This is important be-
cause reliability prediction tools are not currently used by circuit designers, 
and they will not be easily accepted if they are cumbersome and difficult 
to use. Accordingly, the following principles were laid down. 
• 'When Reliant makes use of data already available in the design en-
vironment, it should be able to access this data in it's existing form, 
without additional user input. 
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Figure 3.1: Block diagram of Reliant 
• The time required to compute reliability must not significantly in-
crease the overall design time. Where possible, reliability calculation 
must take place concurrently with other forms of design verification. 
Fig. 3.1 shows a block diagram of Reliant. It is assumed that the cir-
cuit designer has created a layout of the IC in Caltech Intermediate Form 
(elF) [Mead 1981]. This file is called designname.cif, where designname 
represents the name of the design to be analyzed. It is also assumed that 
the designer has written a SPICE input file with which the design may be 
simulated. This file (designname.spc ) must include device models, analy-
sis specifications and definitions of all external components which will be 
connected to the circuit. A description of the file format may be found in 
[Vladimirescu 1981]. 
Reliant consists of three modules: Extrem, Combine and Sirprice. Ex-
trem fractures the interconnect pattern into segments and stores the seg-
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ment properties in a database file (designname.dbl). It simultaneously 
extracts an equivalent circuit from the layout, modelling the parasitic series 
resistances and capacitances of all conductive layers. A partial transistor 
extraction is also performed. Currently, this module has been implemented 
for nMOS and CMOS technologies. A SPICE- compatible netlist descrip-
tion of the extracted circuit is saved in designname.ext. This file contains 
a resistor for every conductor segment identified by Extrem. 
In order to simulate the extracted circuit, the external components, 
models and analysis specifications must added. The Combine module uses 
the definitions in designname.spc, together with the extracted netlist to 
create an augmented netlist called designname.spr. 
Sirprice simulates circuit behavior and stores the current waveform for 
each segment. This information is used together with the segment database 
to calculate the failure rate of each segment. Sirprice produces several 
output data files. The file designname.dat is the normal SPICE output 
file, and designname.lis is a print file listing the failure rate of each segment 
type, for the first 20 years. File designname.db2 is a reliability database 
which provides an interface to future postprocessors, and segments.dat is 
an interface to a commercial database package (VAX Datatrieve) which is 
used to examine the database interactively. 
Reliant was developed in a VAX/VMS enviromnent. It consists of ap-
proximately 8000 lines of VAX Pascal, plus some modifications to the For-
tran 77 source code of Spice 2G .5. 
3.2 Extrem: A Circuit Extractor for Elec-
tromigration Modelling 
3.2.1 Overview 
Extrem has two functions. Firstly, it fractures the interconnect pattern of 
each metal layer into a set of segments and determine the type and dimen-
sions of each segment occurrence. Secondly, it creates a netlist from which 
the circuit may be simulated and the current in each segment determiped. 
Extrem processes the layout in three phases. During the first phase, the 
CIF layout file is parsed. Wires and polygons are reduced to collections of 
boxes and the hierarchy is flattened. In the second phase, the intersections 
of objects on the various mask layers with one another are determined. In 
the third phase, the segments and equivalent circuit are determined from 
the list of intersections for each box. Segmentation of a layout n may be 
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represented by the following four mappings: 
n(H) -+ n(C) 
n(C) -+ n(I) 
n(I) -+ n(S) 





A general set of hierarchically organized CIF objects n(H), is mapped onto 
a set of fully instantiated Boxes and Labels, n( C). n( C) is mapped onto 
a set of intersections n(I), which in turn is mapped onto a set of segment 
instances n(S), in a data base. The intersections are also mapped onto a 
set of transistors, parasitic resistances and capacitances n(T, R, 5), which 
forms the extracted circuit. Each segment in the data base is linked to a 
resistor in the extracted circuit, by means of a unique ID number. 
3.2.2 Algorithms for Segmentation and Circuit Ex-
traction 
Fig. 3.2 shows a block diagram of Extrem. The CIF Parser performs the 
mapping in equation (3.1). All CIF commands and some common user 
extensions are parsed. Cell calls and transformations are fully instantiated. 
Polygons, boxes and wires are checked for non-Manhattan line segments, 
and error messages indicating the coordinates of such segments are gen-
erated. Only Manhattan objects are processed. Polygons and wires are 
fractured into sets of boxes before processing. Round flashes are ignored. 
The segmentation algorithm will now be described in more detaiL In 
the following analysis, it is assumed that the parser has 
• fully instantiated all symbol calls; 
• replaced Polygons and Wires with collections of Boxes; 
• removed any non-Manhattan geometry. 
These assumptions limit the set of objects which must be processed to 







Figure 3.2: Block diagram of Extrem 
string and ). is the mask layer. If an object Sj is a Box, e will be a null 
string. If Sj is a Label, (Xmin' Ymin) = (xmax , Ymax). 
Each mask layer). has the property of Type, which defines it's function 
in the fabrication process. The set of possible values of Type depends on 
the technology used. For example, a p-Well CMOS process with two metal 
layers would be defined as follows: If 1/ represents the Type of the l-th 
mask layer, then 
1/ € {M etall , M etal2 , Poly , Di f fusion, Cuts, Glass, 
V ias , Pwell , Pplus , BuriedContact , Labels} (3.6 ) 
For a nMOS depletion load process with double layer metal, 
1/ € {M etall , M etal2 , Poly , Di ff usion , Cuts, Glass, 
Vias, I mplant, B uriedContact, Labels} (3.7) 
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The set of layer types having the property of electrical conduction is a subset 
of the full set of layer types. For the MOS processes described above, the 
conductive layers are M etall, M etal2, Diffusion and Poly. 
The Labels layer is reserved for Label objects, which are used to define 
the bonding pads of an IC. The other layers contain only Boxes. 
The electrical characteristics of an IC are determined by relative posi-
tions of the mask objects. Two objects intersect if they enclose the same set 
of points in 2- dimensional Cartesian space. The identification and classifi-
cation of intersections forms the basis of the segmentation algorithm. If two 
Manhattan rectangles intersect, the area of intersection is also a Manhattan 
rectangle. The following algorithm creates a record of every intersection of 
an object on layer i with an object on layer j. 
Algorithm 3.1: Find All Intersections 
For each object on layer i Do 
For each object on layer j Do 
If (X!nin ~ xtnax) And (x!nax ~ X~in) 
And (y!nin ~ ytnax) And (y:nax ~ X~in) Then 
Begin 
Determine intersection type; 
Create intersection record with 
_ . (i j) Xmax - mzn Xmax' Xmax 
Ymax = min(y:nax, ytnax) 
Xmin = max(X!nin, X~in) 
Ymin = max(y!nin, ~in); 
End; 
The intersections are classified according to the types of the layers con-
taining the objects. For nMOS and CMOS technologies, the following 
intersection types are defined. 
Def. 3.1: If Ti = Tj and Ti, Tj € {conductivelayers} then the intersection 
is an Abutment. Note that overlapping objects on the same layer 
have been removed by preprocessing. Therefore intersecting objects 
on the same layer can only abut along a single edge. 
Def. 3.2: If (Ti = Cuts and Tj = Diffusion) or (71 = Diffusion and 
Tj = Cuts) then the intersection type is ContactDif f. 
Def. 3.3: If(Ti = Cuts and Tj = Poly) or (Ti = Poly and Tj = Cuts) 
then the intersection type is ContactPoly. 
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Def. 3.4: If (Ti = Cuts and Tj = M etall) or (Ti = M etall and T j = 
Cuts) then the intersection type is C ontadMl. 
Def. 3.5: If (Ti = Vias and Tj = Metall) or (Ti = Metall and Tj = 
Vias) then the intersection type is V iaMl. 
Def. 3.6: If (Ti = Vias and Tj = M etal2) or (Ti = M etal2 and Tj = 
Vias) then the intersection type is V iaM2. 
Def. 3.7: If (Ti = Poly and Tj = Diffusion) or (Ti = Diffusion and 
Tj = Poly) and the intersection is enclosed by objects on the Pplus 
layer, then the intersection type is P channel. 
Def. 3.8: If (Ti = Poly and Tj = Diffusion) or (Ti = Diffusion and 
Tj = Poly) and the intersection is not enclosed by objects on the 
Pplus layer, then the intersection type is N channel. 
Def. 3.9: If (Ti = Poly and Tj = Diffusion) or (Ti = Diffusion and 
Tj = Poly) and the intersection is enclosed by objects on the Implant 
layer, then the intersection type is N depletion. 
Def. 3.10: If (Ti = Metall and Tj = Labels) or (Ti = Metal2 and Tj = 
Labels) or (Ti = Labels and Tj = Metall) or (Ti = Labels and 
Tj = M etaI2), then the intersection type is Pin. 
The identification and classification of intersections provides the basis 
for determining the current flow patterns in the conductive layers. This 
is il~ustrated by the example in Fig. 3.3. If we consider a single box 
on a conductive layer, the intersections represent areas where the electrical 
variables are modified by interaction with the variables of other objects. For 
example, at an Abutment, current may enter or leave the box horizontally. 
At a Vial, Via2, ContadMl, ContadPoly or ContadDiff there is a 
vertical current flow between the box and a different conductive layer. At 
a Pchannel, N channel or N depletion intersection, the horizontal current 
flow in a Diffusion box is modulated by the voltage on the intersecting 
Poly. The Pin intersection represents a bonding wire connecting to the 
external environment. When an intersection is identified, a node number 
is assigned to it. A copy of the intersection record, including the node 
number, is attached to both objects. 
Before the segments of a conducting layer can be determined, the dom-
inant current flow direction in each object must be established. As can be 









Figure 3.3: An example showing various intersections 
axes, even when the layout is limited to Manhattan geometry. Further-
more, when there are more than two intersections the current flow pattern 
depends on the relative magnitudes of the current components at the in-
tersections. Assuming that these boundary values are known, an accurate 
numerical solution is possible by solving Laplace's equation in two dimen-
sions [Horowitz 1983], [Barke 1985]. This approach was rejected, for the 
following reasons: 
• it is computionally intensive; 
• a priori information about the boundary values is not available; 
• it is only necessary to determine the dominant current flow direction, 
in order to replace the object with a collection of segments. The 
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Figure 3.4: Determination of dominant current flow direction 
The segments defined in Chapter 2 are Manhattan structures, symmet-
rical about the direction of current flow. Therefore the axis-direction (X or 
y) which most closely approximates the real current flow direction in each 
part of the object, must be found. A probabilistic method of determining 
current flow direction may be derived by considering the structures in Fig. 
3.4. If there are n intersections, the total number of potential current paths 
between two intersections is 
I en n. 
2=2!(n-2)! (3.8) 
When the intersections of an object are widely scattered in the x-direction 
but not in the y-direction, these potential current vectors lie close to a line 
parallel to the x-axis, described by the equation 
1 n 
y = Yavg = - LYi 
n i=l 
(3.9) 
Similarly, if the scatter is greatest in the y-direction, the potential current 
flow vectors are approximated by the line 
1 n 




The variances of the x and y coordinates of the centers of the intersec-
tions provide a measure of the scatter in each direction. 
Algorithm 3.2: Finding the Dominant Direction of Current 
Flow Within an Object 
1. Determine Xavg and Yavg using equations 3.9 and 3.10. 
2. Determine V are x) and V ar(y) as follows: 
n 
Var(x) = l)Xi - xavg? (3.11) 
i=l 
n 
Var(y) = :L(Yi - Yavg? (3.12) 
i=l 
3. If V are x) < V ar(y) then dominant direction = x, else dominant 
direction = y. 
Before proceeding with the segmentation of the current object, the pos-
sibility of steps in the M etalliayer must be investigated (it is necessary to 
determine current flow directions in the M etalliayer, before steps can be 
identified) . 
Def. 3.11: A Step intersection occurs when the edge of a Poly object 
crosses a M etall object at right angles to the direction of current 
flow in the M etall object. 
Steps are detected as follows. The M etall and Poly layers are checked 
for intersections, using Algorithm 3.1. The edges of the overlap region 
are compared with the width of the M etall object. If an edge crosses 
more than 75% of the conductor width, an intersection record is generated. 
A single M etall conductor crossing a Poly stripe will contain two Step 
intersections. 
The segmentation of all Box objects on conductive layers is now per-
formed. First, the intersection records for a given Box are sorted in ascend-
ing center coordinate order in the dominant direction of current flow. As 
there are typically less than 10 intersections per box in a VLSI layout, a 
simple bubble sort is used. In order to extract the features occuring on all 
conductive layers, a larger set of segments is defined: 
S egmentTypes = {M etalRun, N onM etalRun, 
ContactDif j, ContactPoly , 
ContactMl, Step, ViaMl, 
ViaM2, Pad, Pchannel, 
N channel, N depletion} 
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(3.13) 
The following partial mapping between intersections and segments exists: 
ContactDif f ~ ContactDif f (3.14) 
ContactPoly ~ ContactPoly (3.15) 
ContactM1 ~ ContactM1 (3.16) 
Step ~ Step (3.17) 
V iaM1 ~ V iaM1 (3.18) 
V iaM2 ~ V iaM2 (3.19) 
Pin ~ Pad (3.20) 
Pchannel ~ Pchannel (3.21 ) 
N channel ~ N channel (3.22) 
N depletion ~ N depletion (3.23) 
Each intersection produces a segment of a specific type. The unmapped 
segment types are the M etalRuns and N onM etalRuns. These occur be-
tween the intersections and are used to link up the segments of other type. 
The five metal interconnect segment types defined in Chapter 2 form the 
following subset of SegmentTypes. 
M etalSegmentTypes = {M etalRun, ContactM1, 
Step, ViaM2, Pad} (3.24) 
A record for each element of MetalS egmentTypes is stored in the data 
base, for use during the reliability prediction phase. This record has the 
format: 
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Segment = Record 
ID : SegmentID; 
Layer: ConductiveLayers; 
SMin, SMax : Array[Direction] Of Integer; 
Length, Width : Integer; 
SDirection : Direction; 
Mtf, Sigma: Real; 
FailureRate : Array[O .. 20] Of Real; 
Case SType : SegmentTypes Of 
End; 
ContactDifIType,ContactPolyType, 
ContactMl Type,ViaMl Type,ViaM2Type: 
(MaxCut,MinCut : Array [D irection] 
Of Integer); 
Extrem assigns values to all the parameters in Segment except for Mtf, 
Sigma and Failure Rate, which are determined by Sirprice. 
The segmentation algorithm may be summarized as follows. 
Algorithm 3.3: Segmentation of an Object 
For i : = 1 To n Do 
Begin 
create a Current Segment record using the 
intersection --+ segment mapping; 
With Current Segment Do 
Begin 
Determine the dimensions; 
Determine the series resistance and parallel 
capacitance; 
If Type € {MetalSegments} Then 
save in designname.dbl; 
Write 7r-section RC equivalent network to 
designname.ext; 
End; 
If i > 1 Then 
Begin 
create a Run segment linking the right ( top) edge 
of the Previous Segment to the left(bottom) edge 
of the CurrentSegment; 
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Figure 3.5: Segmentation and extraction of example in Fig. 3.3 
End; 
Determine the dimensions; 
Calculate the series resistance and 
parallel capacitance; 
If Type € {M etalSegments} Then 
save in designname.dbl; 
Write Tr-section Re equivalent network 
to designname.ext; 
End; 
PreviousSegment := CurrentSegment; 
End; 
Fig. 3.5 illustrates the segmentation of the layout example in Fig. 3.3. The 
segment ID number is shown in the middle of each segment. Fig. 3.6 shows 


















Figure 3.6: Equivalent circuit for the example in Fig. 3.5 
The net list is defined as a SPICE sub circuit called designname, plus 
an instance Xl of this subcircuit. The user-defined Labels on the bonding 
pads are the external net names and these are mapped onto the internal 
node names which have been assigned by Extrem. Channel segments are 
represented by instances of the default pMOS and nMOS devices. Any 
other segment i is represented by a 7r-section network consisting of Ri , GiL 
and GiU or an L- section Ri , Gi • Resistors representing a metal layer are 
designated R$i. The Sirprice simulator automatically stores the currents in 
all resistors having the R$ prefix, for use in the reliability calculation (see 
paragraph 3.4). 
3.2.3 Data Structures for Region Queries 
Because of the large number of intersections which must be found in a 
VLSI design, appropriate data structures for region queries must be used. 
If n objects are stored in a linear list, the problem of finding all objects 
intersecting a given window requires O( n) computation time. A number of 
other data structures have been developed for region queries which yield 
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performance better than O(n). These techniques fall into three groups. 
1. Scan-line Techniques [McCreight 1980), [Gupta 1982], [Ullman 1984]. 
In scan-line techniques, the static two dimensional intersection prob-
lem is transformed into a dynamic one-dimensional intersection prob-
lem. A scan line parallel to the x-axis is drawn across the layout. 
The Xmin and Xmax coordinates of any objects which intersect the 
scan line form a set of intervals which may intersect the window. To 
find the intersecting intervals rapidly, a balanced search tree is used. 
The scan line then advances one coordinate step in the y-direction. 
If an object no longer intersects the scan line, it's interval is deleted 
from the current interval set, while new intervals are added. The pro-
cess is repeated until the scan line has traversed all the objects. The 
scan line algorithm will report the objects intersecting a window in 
O(log(n+i)) time, where n is the number of objects and i the number 
of intersections found. 
2. Quad Trees [Brown 1986], [Finkel 1974]. Quad trees are widely used 
for the manipulation of 2-dimensional geographical data. A quad tree 
is built by recursively dividing a coordinate space into 4 equally-sized 
quadrants, and then classifying the objects according to the quadrant 
in which they fall. The root node of the tree represents the coordinate 
space of the whole layout. Each node has four pointers, each pointing 
to a quadrant. If an object falls entirely within a single quadrant, 
it is loaded onto the tree at the corresponding n~de. In a perfect 
quad tree, the quadrants are subdivided and the objects redistributed 
among the child quadrants until each quadrant contains only one 
object. This may result in a very large data structure containing 
little data. More efficient memory usage is obtained by making the 
tree building algorithm adapt according to the number of objects in 
a particular part of the tree. A threshold is placed on the number 
of objects allowed on a node and when this is exceeded, the node 
is subdivided and the objects are redistributed. This results in an 
unbalanced tree which is deepest in the areas having the greatest 
density of objects. Intersection searching time will depend on the 
number of levels traversed, but is O(log(n)) on average. Objects 
which are bisected by the boundaries of a quad are dealt with by 
maintaining bisector lists at each node, or by multiple storage in 
adjacent quads. 
3. Multi-dimensional Binary Search Trees [Rosenberg 1985], [Bentley 
1975]. These data structures, which are also known as k - d trees, 
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are used in data bases for associative queries based on multiple search 
keys. J{ - d trees may be used in the present application by defining 
the four corner coordinates of a rectangle as keys. Intersection search-
ing time is O(Log(n)). A full description of k - d trees is beyond the 
scope of this thesis. Rosenberg has reported that this structure is 
faster than an adaptive quad tree at finding intersections, but has a 
higher memory usage. 
The multiple storage, adaptive quad tree was chosen because it is easy 
to implement, provides good performance and uses memory efficiently. Fig. 
3.7 depicts the structure of a tree before and after the intersection search. 
The tree nodes are defined as follows: 
Node = Record 
MinquadHor, MinquadVer, MaxquadHor, MaxquadVer : 
Integer; 
Internal~ode : Boolean; 
PtrTollBoxes : ListBox_pntr; 
Count : Integer; 
PtrTosubNode1 , PtrTosubNode2, PtrTosubNode3, 
PtrTosubNode4 : NodePntr; 
End; 
The first four variables define the extents of the quad. PtrToLLBoxes is a 
pointer to the list of objects attached to the node. Instead of storing multi-
ple representations of an object crossing a quad boundary, multiple pointers 
to the same object record "are used. This reduces the memory requirement 
considerably, but precautions must be taken to prevent multiple reporting 
of the same object, from different quads. In a quad tree, an internal node 
contains pointers to subnodes, while a leaf node contains a pointer to a list 
of objects. Internal~ode is a flag which identifies the node as internal or 
leaf. The tree is initialized with the root node a leaf. Count is a tally of 
the number of objects listed on the node, which is incremented when an 
object is stored at the node. When Count reaches a threshold (in this case 
30), the node is redefined as internal and four subnodes are created. The 
objects are redistributed among the subnodes. Because a node can change 
state from leaf to internal, the same data structure is used for both node 
types. If Internal~ode is True, PtrTosubNode1 through PtrTosubNode4 
point to the 4 subnodes. If Internal~ode is False, PtrToLLBoxes points 
to a linked list of pointers to object records. The linked list elements are 
defined as follo-ws: 
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Figure 3.7: Multiple storage, adaptive quad tree 
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ListBox = Record 
Ptr _ To.J3oxInfo : Box; 
PtLTo..N'ext : ListBox_pntr; 
End; 
The pointer PtLTo.J3oxInfo points to BoxInfo, a complete record of an 
object. 
BoxInfo = Record 
MinBoxHor : Integer; 
MinBoxVer: Integer; 
MaxBoxHor : Integer; 
MaxBoxVer: Integer; 
BoxLabel : Packed Array [1..8] Of Char; 
Mark : Boolean; 
AllIntersectionsFound : Boolean; 
IntersectionList : IntersectionPointer; 
End; 
BoxInfo contains the object's coordinates and label. Mark is a flag, which 
is set when the object is found for the first time during a search operation. 
The search algorithm only reports intersections with unmarked objects, 
preventing multiple reporting of the same intersection. The price paid for 
using multiple representation is that all Mark flags must be reset before 
. every search, which entails an extra traversal of the quad tree. The flag 
AllIntersectionsFound is set when an object has been checked for intersec-
tion against all other objects. IntersectionList points to a linked list of 
intersection records, each having the following form: 
Intersection = Record 
Next: IntersectionPointer; 
Done : Boolean; 
Size: Array[Direction] Of Integer; 
Centre: Array[Direction] Of Integer; 
N odeN umber : Integer; 
Case Tipe : Intersection Type Of 
ContactDiff, ContactPoly, 
ContactMl,ViaMl ,ViaM2 : 
(CoincidentNode : Integer); 
Pin: (PinNumber : Integer); 
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Step: (UpperNode : Integer); 
End; 
vVhen an intersection is found, an intersection record is added to the inter-
section list of both objects. 
3.2.4 Technology Dependence 
Up to ten different technologies may defined in the module Technology.Pas, 
which is then linked to the rest of the modules making up Extrem. Cur-
rently, only a p-well CMOS process with double layer metal has been imple-
mented. Other MOS processes could be included with minor modifications. 
Bipolar processes would require new transistor extraction algorithms. 
3.3 Preparing the Netlist for Simulation 
The user prepares a SPICE file called designname.spc. This file must 
contain the following: 
• .MODEL definitions for the transistors; 
• .TRAN analysis specifications and options; 
• external components such as voltage sources and load resistors; 
• a definition of sub circuit designname (this may be empty); 
• an instance Xl of sub circuit designname. 
The node numbers used in the sub circuit call must correspond to the la-
bels on the bonding pads of the layout. The sub circuit is a convenient 
way of "encapsulating" the IC and preventing the user from duplicating 
node names assigned by the extractor. Typically, the user will first sim-
ulate the circuit as designed, to verify it's functionality. Once function-
ality is established, the layout is generated and the equivalent circuit ex-
tracted using Extrem. Combine copies all the information in the .spc file 
to designname.spr, but replaces the contents of the sub circuit definition 
with the circuit extracted by Extrem. The extracted circuit is then simu-
lated using Sirprice, simultaneously verifying both layout correctness and 
interconnect reliability. 
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3.4 Sirprice: A Simulator for Electromigra-
tion Damage 
Sirprice performs a simulation of the extracted circuit and determines the 
reliability of all conductor segments. The functioning of this module is 
illustrated by the following Pascal pseudo-code program. 
Begin 
Rspice( designname,Success); 




Initialize Failure Rates of whole circuit, Runs, Vias, 
Contacts, Steps and Pads to 0; 




For Time := 1 To 20 Years Do 
Compute Failure Rate of Segment I; 
Store Mtf, Sigma and Failure Rate of Segment I; 
Update Failure Rate for Segments of this type; 
Update Failure Rate for all Segment types; 
End; 
Create Datatrieve File; 
End 
Write Diagnostic Message; 
RSPICE is a slightly modified version of SPICE2G.5. The following 
alterations to the Fortran 77 source code have been made. 
• RSPICE is defined as a subroutine, and can be called from within a 
Pascal procedure. A flag is returned to indicate the error status of 
the simulation. 
• At every internal timestep, the time and the current in each resistor 
R$i is saved in a linked list. 
• The analysis temperature is saved. 
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If RSPICE terminates successfully, the reliability of each M etall and M eta12 
segment is computed, using the methods set out in Chapter 2. This in-
volves the integration of information from the segment data base (.db1) 
file , current-time data collected by RSPICE and the reliability characteris-
tics of the technology used. The latter is provided by a technology defini-
tion module Stechnology.Pas, which contains all the constants used in the 
equations discussed below. 
The Mtf is determined using Equation (2.31), with the geometry factor 
G given by Equation (2.32) and T equal to the analysis temperature spec-
ified by the user in the .spc file. (j Is determined using Equation (2.33). 
The failure rate is then calculated for the first 20 years. Mtf, (j and the 
20 failure rate values are added to the segment record and stored in a new 
data base file, designname.db2. Running totals of the 20 failure rate values 
for each segment type and the total values for the interconnect pattern are 
updated. Finally, a call interface to VAX Datatrieve is generated from the 
.db2 data base [DEC 1981]. The application of Datatrieve for interactive 
examination of reliability data is described in the next section. 
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Chapter 4 
EVALUATION OF RELIANT 
4.1 Calibrating the Reliability Models 
Calibration of Reliant for a specific fabrication process requires the lifetime 
measurement of a number of test structures. Table 4.1 summarizes the de-
pendencies of tso and (J on the various constants which must be determined. 
If simple linear regression models for dependency on W, L, Wc and Lc are 
assumed, a total of 14 test structures and 26 independent tests are required. 
The sample size for each test must provide statistically meaningful results, 
with the emphasis on the early failures. An evaluation of a fabrication 
process is beyond the scope of this thesis, whose goal is to present methods 
and tools for use by designers in an industrial environment. Many semi-
conductor manufacturers include electromigration monitors in their process 
evaluation programs and may have sufficient data available to perform a 
calibration. In the absence of such data, Appendix E details a comprehen-
sive test chip which may be used for this purpose. 
Segment tso (J No. of No. of 
Type Structure.9 Te.9t.9 
Run (M etall) W,Ea, W W 2 4 
Run (M eta12) W,Ea, W W 2 4 
Step W,Ea, W W 2 4 
Contact Wc, Lc, Ea, W Wc, Lc 3 5 
Via Wc, Lc, Ea, W Wc, Lc 3 5 
Pad W,Ea, W W 2 4 
14 26 
Table 4.1: Dependencies of tso and (J for each Segment Type 
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Parameter GEINV GEBING 
@ T = 27°C @ T = 80°C 
Run time (VAXll/785): 
1) Spice 335 15205 
2) Extrem 1.75 7.45 
3) Combine 0.55 1.7s 
4) Sirprice 445 16105 
5) Reliant (2 + 3 + 4) 44.25 16195 
6) Reliant/Spice 1.33:1 1.06:1 
No. of nodes 88 522 
No. of transistors 4 26 
Area 2727J-tm2 12827 J-tm 2 
No. of segments 100 601 
No. of metal segments 58 351 
Failure rate (FIT) 
@ t = 20yrs. 4.2x10-15 9.7x10-2 
Table 4.2: Summary: Reliant analysis results for GElNV and GEBlNC 
4.2 Two Examples 
Reliant was used to evaluate the reliability of a CMOS standard cell 4-bit 
binary ripple counter with reset [GE 1986]. A ClF layout file was supplied 
by the manufacturers. This file was first modified with a mask editor to 
remove some non-Manhattan geometry. The BlNR4 counter consists of 
a double inverter input stage (which buffer the clock and generates it's 
complement) and four counter stages. First, the four-transistor input stage 
(GElNPUT) was simulated for two clock cycles at a temperature of 27°C. 
Fig. 4.1 shows the user interaction with Reliant. 
The user's simulation file geinput.spc appears in Fig. 4.2 and Fig. 4.3 
shows the Sirprice input file geinput.spr. Bonding pads were added to the 
layout before simulation, as shown in Fig. 4.4. Fig. 4.5 is a graph of the 
tabulated results in geinput.1is. The failure rate is 4.2 X 10-15 FIT after 20 
years and the major contributors to the failure rate are the contacts. 
A single counter stage plus the double inverter (GEBlNC) was then 
analyzed for two clock cycles at a temperature of 80°C. The layout and 
analysis results appear in Figs. 4.6 and 4.7 respectively. The Failure rate 
is 9.7 X 10-2 FIT after 20 years and the major contributors are the steps. 
Table 4.2 summarizes the results of the two analyses. For both circuits, 
the major contribution to run time was the circuit simulation phase. Cir-
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$ r ext rem 
EXTREM Version 1 . 0 
The folloving technologies have been defined : 





Include parasitic capacitances? (YIN) 
Y 
Parsing geinput.cif .... 
No errors detected in CIF file 
OK 
Building quad search trees . . .. 
OK 
Finding all intersections betveen layers .... 
OK 
Extracting conductor segments and equivalent circuit . ... 
OK 
Segment records stored in geinput . DBl 
Spice netlist stored in geinput . EXT 
CIF output stored in geinput.K 
Total cpu time: 1 . 6E+00 seconds 
$ r combine 
COMBINE Version 1 . 0 
Design Name? 
geinput 
Reading external circuit and analysis specs from geinput.SPC .... 
OK 
Spice netlist stored in geinput.SPR 
Total cpu time: 4.5E-Ol seconds 
$ r sirprice 
SIRPRICE Version 1.0 
The folloving technologies have been defined: 





Simulating circuit in geinput.SPR .... 
Simulation completed . 
Regular Spice output stored in geinput.DAT 
Calculating reliability . .. 
Creating Datatrieve records ... 
Total cpu time: 4.2E+Ol seconds 
Figure 4.1: User interaction with Reliant 
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USERS SIMULATION OF GEINPUT 
VIN 3 0 PWL(O 0 lN 5 3N 5 4N 0 6N 0) 
VDD 1 0 DC 5 
VSS 2 0 DC 0 
CLl 4 0 O.OlP 
CL2 5 0 O.OlP 
Xl 
+ 2 1 543 
+GEINPUT 
. SUBCKT GEINPUT 
+ 2 1 543 
Ml 4 3 1 1 PMOS L-3U W-22U 
M2 4 3 2 2 NMOS L-3U W~22U 
M3 5 4 2 2 NMOS L-3U W-22U 
M4 5 4 1 1 PMOS L-3U W-22U 
.ENDS GEINPUT 
.MODEL NMOS NMOS LEVEL-3 RSH-O TOX-215E-l0 LD-O.16E-6 XJ-0 . 14E-6 
+ CJ-1.6E-4 CJSW-1 .8E-10 UO-550 VTO-1.022 CGSO&1.3E-10 
+ CGDO-l .3E-10 NSUB-4E15 NFS-1E10 
+ VMAX-12E4 PB-0.1 MJ-O.5 MJSWcO.3 THETA-O .06 KAPPA-0 .4 ETA-O.14 
.MODEL PMOS PMOS LEVEL-3 RSH-O TOX-215E-10 LD-O .3E-6 XJ-0.42E-6 
+ CJ-1 .1E-4 CJSW-5.4E-10 UOc180 VTO--1.046 CGSOc4E-10 
+ CGDO-1.3E-10 TPG--l NSUB-1E15 NFS-1E10 
+ VMAX-12E4 PB-O.1 MJ-O.5 MJSW-0 .3 ETA-0.06 THETA-0.03 KAPPA-0.4 
. OPTIONS NODE 
.TRAN . 0511 611 
.PRINT TRAN V(3) V(4) V(5) 
. END 
Figure 4.2: Spice input file geinput.spc 
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USERS SIMULATION OF GEINPUT 
VIN 3 0 PWL(O 0 lN 5 3N 5 4N 0 6N 0) 
VDD 1 0 DC 5 
VSS 2 0 DC 0 
CLl 4 0 O. 01P 
CL2 5 0 O.OlP 
• Circuit extracted from geinput . cif by Extrem 
Xl 
+ 2 1 543 
+GEINPUT 
.SUBCKT GEINPUT 
+ 2 3 145 
Cl 57 0 6.2E-14 
R$l 1 57 1.6E-07 
C2L 6 0 6 .2E-15 
C2U 57 0 6.2E-15 
R89 52 86 1.0E-06 
M3 87 42 86 999 PMOS 
R90 87 55 1 .0E-06 
R91 55 41 1.0E-06 
C93L 41 0 4.0E-15 
C93U 88 0 4.0E-15 
R93 41 88 2.4E+00 
M4 89 43 88 999 PMOS 
R94 89 53 1.0E-06 
R95 53 51 1. 0E-06 
C96L 41 0 1 . 0E-15 
C96U 56 0 1.0E-15 
R96 41 56 1.lE+Ol 




.MODEL NMOS NMOS LEVELz 3 RSH-O TOXz 275E-l0 LD-0.16E-6 XJ-0.14E-6 
+ CJ-l.6E-4 CJSW-l . 8E-l0 UO-550 VTO-l.022 CGSO-l.3E-l0 
+ CGDO-l .3E-l0 NSUB-4E15 NFS-1El0 
+ VMAX-12E4 PB-0.7 MJ-0.5 MJSW-0.3 THETA-0.06 KAPPA-0.4 ETA-0 . 14 
.MODEL PMOS PMOS LEVEL-3 RSH-O TOX=275E-l0 LD-0.3E-6 XJ-0 .42E-6 
+ CJ-7.7E-4 CJSW-5.4E-l0 UO- 180 VTO--l.046 CGSO-4E-l0 
+ CGDO-l .3E-l0 TPG--l NSUB"7E15 NFS"lEl0 
+ VMAX-12E4 PB-0.7 MJ-0.5 MJSW-0 .3 ETA-0.06 THETA-0.03 KAPPA-0 .4 
.OPTIONS NODE 
.TRAN .05N 6N 
.PRINT TRAN V(3) V(4) V(5) 
.END 
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Figure 4.4: Layout of GEINPUT 
cuit extraction and net list generation amounted to 5% of the total run time 
for GEINPUT and 0.5% for GEBINC. Extractor efficiency is usually eval-
uated in terms of the number of transistors extracted per second. Because 
Extrem extracts segments rather than devices, efficiency must be measured 
in segments per second. The extraction rate was 59 segments/s for GEIN-
PUT and 81 segments/s for GEBINC. These results compare favorably with 
those reported elsewhere [Gupta 1982]. 
The run time of Sirprice is greater than that of Spice, because of the 
additional reliability calculations which are performed. The larger data 
structures also lead to more page faults in a virtual memory system. The 
time difference is O( n), where n is the number of nodes. As the simulation 
time is O( n 2 ), this difference becomes negligibly small for large circuits. 
Fig. 4.8 shows how the Datatrieve interface was used to optimize the 
interconnect reliability of GEBINC. First, segment 79 was found to have 
the highest failure rate at a specific time (arbitrarily chosen as 20 years). 
The failure rate of this segment was 7.775 x 10-3 FIT. All segments having 
a failure rate greater than 5.0 x 10-3 FIT were then found. The 11 segments 
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Figure 4.5: Failure rate vs. time for GEINPUT 
81 % of the total failure rate for all 351 segments. When their center coor-
dinates were listed, these were found to be clustered along a line between 
points (66,31.5) and (85.5,31.5). On examination of the layout with a mask 
editor it was found that the 11 segments belonged to a single conductor, 
which had a width of 3J1.m. 'This width was increased to 4J1.m and the 
analysis repeated. The failure rate after 20 years was then 4.5 x 10-3 F IT, 
representing a twentyfold improvement for a mere 0.6% increase in area. 
4.3 Limitations 
The following limitations of Reliant have been identified. 
1. The probabilistic method of determining current flow direction some-
times produces transistors with the length and width exchanged. This 
occurs when the channel width is much larger than the source or drain 
width. A solution would be to use conventional circuit extraction 
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Figure 4.6: Layout of GEBINC 
2. Initially, Spice DC convergence problems (pivot element < PIVTOL) 
were experienced with GEBINC. This was cured by placing a lower 
limit of In on the value of any extracted resistor. Transient conver-
gence problems were eliminated by ramping VDD • 
3. Because of the fine grain of the segmentation algorithm, even simple 
layouts result in extracted circuits containing several hundred nodes. 
For the two examples shown, there are 20 - 25 extracted nodes per 
transistor. The use of SPICE to simulate these circuits limits the 
application of Sirprice to VLSI cells containing no more than a few 
hundred transistors. As an experiment, nodal capacitances were omit-
ted. This resulted in a 20% improvement in speed but produced fail-
ure rates which differed by orders of magnitude from the results de-
scribed above. An alternative solution would be to compact the nodes 
within a conductor branch, by redistributing the nodal capacitances 
to the branch ends and combining the branch resistors in series. A 
third possibility is to make use of event-driven simulation techniques 
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Figure 4.7: Failure rate vs. time for GEBINC 
following paragraph. 
4.4 Extending the VLSI Capability of Re-
liant 
Because the time required to solve a set of n circuit equations is O(n2 ), 
the behavior of logic circuits containing more than a few hundred elements 
is usually analyzed using event-driven simulation techniques. In an event-
driYen simulator, the nodal voltages and impedance levels are discretized to 
represent a number of pre-defined logic states. An event occurs whenever 
the state of a node changes. The effect of the event on other nodes is 
giYen by Boolean expressions defining the logic functions of the circuit and 
time delays associated with each state change. When an event occurs, the 
next state of all nodes is evaluated and a list of pending events is compiled 
for nodes whose state will change. The time delays are computed and the 
pending events are scheduled by means of a queue. 
Two kinds of event-driven simulator are in general use: the logic simu-
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DTR> READY SEGMElITS READ 
DTR> FIND ALL SEGMENTS 
[351 records found] 
DTR> FIND SEGMENTS WITH LAMBDA20 z MAX(LAMBDA20) 
[1 record found] 
DTR> SELECT 
DTR> PRINT ID. SEGMEllTTYPE .XMIN. YMIN. LAMBDA20 
ID SEGMENTTYPE ' XMIN YHIN 
79 STEP 10650 3000 
DTR> FIND ALL SEGMENTS WITH LAMBDA20>5E-3 
[11 records found] 
DTR> SELECT 















DTR> PRINT ALL SEGMENTTYPE. (XMIN+XMAX)/2. (YHIN+YHAX)/2 
SEGMENTTYPE 
STEP 6600.000 3150 . 000 
STEP 6900.000 3150.000 
STEP 7800 .000 3150.000 
STRAIGHT 7350.000 3150.000 
STEP 8100 .000 3150 . 000 
STEP 9000 .000 3150.000 
STRAIGHT 8550.000 3150.000 
STEP 9300.000 3150.000 
STEP 9700 .000 3150.000 
STEP 10000 .000 3150 . 000 
STEP 10700 .000 3150.000 
DTR> 
Figure 4.8: Identification of highly-stressed segments using Datatrieve 
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lator and the switch-level simulator. In the former , the circuit is modeled 
as a collection of modules, each having a primitive Boolean function, e.g. 
AND, OR. As each Boolean function may correspond to a circuit contain-
ing several transistors, there is not a close correspondence between the logic 
simulator model of circuit function and the topology of the circuit. 
4.4.1 Switch-level Simulation Techniques 
The switch-level simulator represents each MOS transistor as a switch 
whose state (open, closed) is determined by the state of a controlling node 
(0,1) [Bryant 1984], [Hayes 1984]. Therefore, no abstractions are made 
about the network topology, only about the transistor model. In most 
switch-level simulators, the conductance of the transistor in the on state is 
also modeled. This parameter is sometimes referred to as the strength of 
the transistor and is represented by a set of discrete values. The state of a 
node is determined by an ordering of the strengths of the transistors con-
nected to the node. In Terman's RNL simulator, a semi-analog approach is 
followed. The total resistances between a given node, VDD and Ground are 
determined and a voltage divider method is used to determine the voltage 
on the node. A threshold function is applied to this voltage to determine 
the logic state of the node. Nodal capacitances to ground are used together 
with the transistor conductance values to compute the delay at each node, 
by means of a single time constant RC modeL The variation in channel 
resistance with Vd .. is modeled by defining static and dynamic resistors for 
each transistor [Terman 1985]. 
4.4.2 A Method for Estimating Interconnect Relia-
bility using a Switch-level Simulator 
Switch-level simulators do not provide the user with explicit voltage or cur-
rent waveform information, although an approximate nodal voltage value 
or waveform may be implicitly assumed in the methods of next state and 
delay determination. The possibility of extracting sufficient information 
about branch current waveforms to estimate interconnect reliability is now 
considered. It is assumed that circuit extraction has been performed on the 
layout, and the equivalent circuit contains the following elements: 
• MOS transistors defined by linear static and dynamic resistances; 
• parasitic interconnect resistances; 
• a capacitance from each node to ground. 
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The steady-state behavior of the network is derived from a linear net-
work consisting of transistor static resistances and parasitic interconnect 
resistances. The steady-state nodal voltages after each event may be de-
termined by one of the following methods . 
• IT all resistive networks are proper trees to VDD or Ground, equivalent 
resistances to each of the global nodes may be determined by a tree 
search algorithm. This is the method used in the RNL simulator. 
• For general resistive networks, the circuit equations must be solved. 
However, this could be done much faster than ' in Spice because the 
networks are linear and only those parts of a network affected by an 
event need be analyzed. 
With all node voltages known, the steady-state currents in the interconnect 
resistors may be determined. 
The transient behavior of the network is derived from a linear network 
consisting of transistor dynamic resistances, parasitic interconnect resis-
tances and a capacitor C j to ground from each node i. Transient currents 
are the result of charging or discharging of the nodal capacitances. The 
damage function expression in equation (2.29) may be written as follows: 
( 4.1) 
where B is a constant. Therefore 
f(t) B lot sinh(wj( r ))dr (4.2) 
- B lot ! (Wj(r) + (Wj(r))2 + ... ) dr (4.3) 
- B [Q + ~ r i2(r)dr + ... J (4.4) 
A A22! Jo 
(4.5) 
where A is the cross-sectional area of the conductor and Q is the total 
charge through the conductor. Therefore as a first approximation 
f (t) ~ BQ 
A 
(4.6) 
This approximation is accurate if j(t) ~ 1/'11 = 5.0 x 105A/cm2 • When 
current densities are below this threshold (a reasonable assumption for 
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Figure 4.9: Charge movement in a MOS circuit 
total charge movement accurately. The precise current waveform is not 
important. The charge movement into node i is 
(4.7) 
where Vio and Vioo are the initial and final voltages on node i, respectively. 
If the resistive network is a proper tree, the charge movements may be 
determined by searching the tree and accumulating the charges from the 
leaf nodes to the root. This is illustrated by the example in Fig. 4.9. 
Nets such as VDD and Ground are considered global if the voltage at 
every point in the net is independent of the current flowing into or out of 
the net. Once the static and dynamic currents in the logic networks have 
been determined, the equivalent circuits of the global nets may be analyzed 
with the logic currents modeled as current sources (see Fig. 4.10). 
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This thesis has demonstrated the feasibility of predicting the reliability of 
VLSI interconnects during the design phase. Models for failure rate of con-
ductors based on a lognormal distribution of lifetime have been developed 
and a methodology for determining the failure rate of complex intercon-
nect patterns presented. The intrinsic lifetime of Ie interconnects may be 
determined in this manner. The implementation of this methodology in a 
software tool for reliability analysis has been described and the functioning 
of the tool h~ been demonstrated for two VLSI leaf cells. It has been shown 
that reliability analysis may be achieved concurrently with layout verifica-
tion by simulating an extracted equivalent circuit , and that the overhead 
for reliability prediction is small. However, the use of a circuit simulator 
limits the size of circuits which may be analyzed to a few hundred transis-
tors at most. A method of overcoming this limitation has been proposed. 
This method uses an event-driven switch-level simulator to model the logic 
interconnects and global nets are accommodated using a simple current-
source model. 
The role of local and global variations in conductor width due to process 
disturbances (e.g. spot defects, over /underetching) has not been considered 
in this thesis. A worst-case analysis of global variations may be made by 
preprocessing the mask description file to include maximum overetching 
of conductors. Spot defects are related to the incidence of early failures 
and the inclusion of these effects necessitates the use of a different lifetime 
distribution to model infant mortality. It should be noted that the method-
ology proposed here places .no restriction on the distribution used. A paper 
(co-authored by the present author) describing the distribution of early 
EM failures is currently in the review process and a draft copy is included 
in Appendix F. This aspect needs further study, for example, to develop 
efficient means of parameter estimation for the early-failure distribution. 
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In this regard, the relationship between yield failures due to spot defects 
and early reliability failures should be investigated. These phenomena are 
obviously closely related, and the high cost of lifetime testing makes the 
characterization of the early lifetime distribution from yield data an ex-
tremely attractive possibility. 
In it's present form, Reliant provides a good indication of the intrinsic 
lifetime and relative reliability of conductor segments, and should prove 
a useful design tool in an industrial environment, for identifying highly 
stressed areas of an interconnect layout. Historically, minimum feature 
sizes and failure rates measured in industry have shown a steady decrease, 
while circuit complexity has increased dramatically. These results would 
appear to contradict the conclusions reached in this thesis that decreasing 
linewidths and increasing complexity must lead to higher failure rates. It 
must be borne in mind that currently, Reliant only models the wearout 
portion of the bathtub curve. The measured decrease in failure rates is 
ascribable to a reduction in defect density and concomitant decrease in 
infant mortality failures. The inclusion of local and global process variations 
into Reliant would produce a bathtub-shaped failure rate prediction, with 
results more in line with those measured in industry. 
The Reliant program has the potential to be extended in three direc-
tions. For MOS VLSI circuits, the switch-level simulation techniques pre-
sented in Chapter 4 may be implemented. This extension could probably 
be based on an existing simulator such as RNL, but would definitely require 
some internal modifications to this tool. To address the bipolar area, new 
device extraction algorithms must be written. Because of the high current 
densities existing in ECL circuits, this may prove to be the main area of 
application for Reliant. Finally, a long term goal should be the inclusion of 
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Appendix A 
DERIVATION OF THE 
FAILURE RATE OF A 
SERIES-CONNECTED 
SYSTEM 
h (t) = Ps(t) 
s 1 - P,,(t) 
_ 7ft p" 
- 1- PII(t) 
7ft (1 - IT?=l [1 - Pi(t)]) 
- ITj=d1 - Pj(t)] 
_ Ei=l (7ft Pi(t) ITi-::\ [1 - Pk(t)] ITi=i+1 [1 - p/(t)]) 
- ITj=l [1 - Pj ( t)] 
= t 7ft Pi(t) 










FITTING A LOGNORMAL 
DISTRIBUTION TO THE 
MINIMUM ORDER 
STATISTIC 
It will be shown that the minimum order statistic predicts approximately 
lognormal behavior for early failures. Consider a conductor consisting of 
n identical segments, each having parameters tso and a. From equations 
(2.6), (2.8) and (2.10), the failure rate of the conductor based on a series 
model is 
h8(t) ~ ~ exp (~ [In(t) -In(tso)]2) 
27rat 2 a 
Writing 
x In(t) 
J.L - In(tso) 
Gs(x) - In(hs (exp(x))) 





Gs(x) = In(n) -In(yI2;a) - x - 0.5 [J.L ~ xr (B.5) 
The derivative of Gs(x) is 
d J.L-X 
-Gs = ---1 dx a2 (B.6) 
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Alternatively, the conductor may be modeled as a single element described 
by a lognormal distribution with parameters t~o and (7': 
, 1 (1 [In(t) -In(t~o) 12) 
h (t) ~ rn= exp -2 ' 
V 27r(7't (7 
Writing 
x - In(t) 
J.L' - In( t~o) 
G'(x) In( h' (exp(x ))) 
we obtain: 
G'(x) = -In( J2;,,') - x - 0.5 [1";, xl' 
The derivative of G'( x) is 












with x = a. (7s Is determined by solving the resultant transcendental equa-
tion 
With (7' known, J.L' may be determined as 
(7' 
J.L' = a + -(J.L - a) (7 




The results of the curve fit appear in Fig. 2.5. The normalized variation 
of t~o and (7' with n appear in Figs. 2.6 and 2.7 respectively. 
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Appendix C 
VARIATION OF t50 AND () 
WITHn 
The Pdf of a series connected system of n identical elements is 
Ps(t) = 1 - (1 - P(t)t (C.1) 
Let tsos be the Mtf and 0-& the Standard Deviation of the system lifetime. 
If t = tsos , then Ps(t) = 0.5. Equation (C.1) may be solved for the corre-
sponding '\-alue of P(t) as follows: 
1 
P(tsos) - 1 - (1- Ps(tsos)F 
1 = 1- (0.5) .. 
(C.2) 
(C.3) 
Using equation (C.3), we may determine tsos for a known distribution P(t). 
The normalized Mtf is shown as a function of n in Fig. C.l. 
Determining 0-s of the minimum order statistic is complex for the log-
normal distribution. The following approximate method was used. The 
prototype normal distribution P( x), where x = In( t) was approximated by 
a 3-parameter Weibull distribution, with c = 3.288 [Johnson 1970]: 
(C.4) 
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Figure C.1: tsos/tso vs. n 
The standard deviation of P
6 
( x) is 
1 
(7s = an-~ [r(2c-1 + 1) - (r(c-1 + 1)?r2 
and therefore 
(7s _1 
- n c 
(7 
- n-O•304 
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OF A 3100 GATE CMOS 
STANDARD CELL DEVICE 
D.I Approximate Models of Contact, Via 
and Step Segments 
It is assumed that the failure rates of these segment types have the same 
dependency on time, current density and temperature as a Run segment. 
In all three cases, a conductor crosses a beveled discontinuity. It is assumed 
that the Aluminum has been deposited to a uniform height d in the vertical 
direction. If the height of the discontinuity is h and the bevel angle 8, then 
the metal thickness on the sidewall is 
do = dcos(8) (D.l) 
The length of the sidewall is 
h 
L 0 = --:---:-=-:-
sin(8) 
(D.2) 
Only the sidewall is considered to contribute to the failure rate. Steps, 
Vias and Contacts are therefore represented as Runs having length = Lo 
and thickness = do. 
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D.2 
n1 (n-1) I 21 I 
I I I I 
Figure D.1: Layout of VDD and Ground buses 
Derivation of The Failure Rate of a Pow-
er Bus Section 
The VDD and Ground bus structures are shown in Fig. D.l. Gates are 
assumed to be uniformly distibuted along each branch of the bus, a distance 
Lg apart. Each gate draws a current I from the VDD bus and feeds it into 
the Ground bus. Numbering the bus segments from 1 (furthest from the 
bonding pad) to n, the current in the j-th segment is jI. 
lt is assumed that J :::; 5.0 X lOs A/cm2 , therefore Jeff ~ J. From 
equation (2.17), the Mtf of the j-th segment is 
Where 
I 
tSOj = j I 





The failure rate of a bus branch is 
n 1 ( [In(t)-ln(-+t)]2) hB(t) = :L yI2; exp -0.5 J 
j=l 27r(jt 17 
(D.5) 
It is possible to derive a closed form expression for hB(t). Let x = In(t). 
The failure rate of the j-th segment may be written as follows: 
hj(t) = ~ exp((j-2[-0.5x2 + x In(-r) - x In(jI) -
27r(jt 
0.5 (In(-y) -In(jI))2]) (D.6) 
1 
- y'2i exp((j-2[-0.5x2 + x In(-r) -
27r(jt 
0.5In2(-y) + In(jI)(ln(-r) - x - 0.5In(jI))]) (D.7) 
~ eXP((j-2[_0.5(ln(t) -In(-r))2] x -
27r(jt 17 
exp([ln(-y) - In( t) - 0.5In(j I) ]2In(j I)) 
17 
(D.8) 
- 1 exp( _0.5[ln(t) -In( ')]2) x 
y'2i(jt 17 
exp( ~(j I) In(j I)) (D.9) 
where 
In( -y ) 
~(jI) = t7i1 (D.lO) 
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Therefore 
hB(t) - 1 exp ( -0.5 [In( t) -In(-y) n t (jI) .(iI) 
yI2;(jt 17 j=l 
(D.ll) 
n 
C(t):L (jI)~(jI) (D.12) 
j=1 
The summation may be approximated by an integral for large n , with j a 
continuous variable: 
hB(t ) ~ C(t ) in (j I)~(j I) dj (D.13) 
C(t )(j2n . (In(nI)ln(i!:Tt)) 
- 1 ( J...-. ) exp 2 
n n I t 17 
(D.14) 
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Appendix E 
A TEST CHIP FOR 
CALIBRATION OF 
RELIABILITY MODELS 
A test chip for calibrating the reliability models used in this thesis was 
designed. This device contains the following test structures: 
1. METALl OVER POLY BARS: 32J.Lmx250 
2. METALl OVER POLY BARS: l6J.Lmx250 
3. METALl OVER POLY BARS: 8J.Lmx250 
4. METALl OVER POLY BARS: 4J.Lmx250 
5. METALl OVER POLY BARS: 2J.Lmx250 
6. 52 VIAS: 8J.Lmx8J.Lm 
t. 44 VIAS: 4J.Lmx l6J.Lm 
8. 66 VIAS: 4J.Lmx8J.Lm 
9. 82 VIAS: 4J.Lmx4J.Lm 
10. 76 VIAS: 2J.Lmx8J.Lm 
11. 100 VIAS: 2J.Lmx4f.Lm 
12. 110 VIAS: 2J.Lmx2J.Lm 
13. 152 CO~TACTS: 2f.Lm x 2J.Lm 
89 
14. 64 CONTACTS: 8J.Lmx8J.Lm 
15. 64 CONTACTS: 4J.Lm x 16J.Lm 
16. 88 CONTACTS: 4J.Lmx8J.Lm 
17. 106 CONTACTS: 4J.Lmx4J.Lm 
18. 106 CONTACTS: 2J.Lmx8J.Lm 
19. 134 CONTACTS: 2J.Lmx4J.Lm 
20. RUNS (M2): 4J.Lm x 1000J.Lm 
21. RUNS (M2): 8J.Lmx1000J.Lm 
22. RUNS (M2): 16J.Lmx1000J.Lm 
23. RUNS (M2): 32J.Lmx1000J.Lm 
24. RUNS (M1): 2J.Lmx1000J.Lm 
25. RUNS (M1): 4J.Lmx1000J.Lm 
26. RUNS (M1): 8J.Lmx1000J.Lm 
27. RUNS (M1): 16J.LmxlOOOJ.Lm 
28. RUNS (M1): 32J.LmxlOOOJ.Lm 
The layout of the test chip appears in Fig. E.1. 
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A Method for Predicting VLSI-Device Reliability 
U sing Series Models for Failure Mechanisms 
David F. Frost, Member IEEE 
Clemson University, Clemson 
Kelvin F. Poole, Member IEEE 
- Clemson University, Clemson 
Key Words-Order statistic, VLSI device, Failure 
mechanism. 
Reader Alds-
Purpose: Advance the state-of-the-art 
SpeCial math needed for explanations: Statistics 
Special math needed to use results: None 
Results useful to: IC design engineers, CAD tool developers. 
Abstract-A series model is used to determine the intrinsic 
reliability of an integrated circuit. An analysis of electromigration 
in the interconnect system of a 200 000 transistor VLSI device, 
shows that the failure rate exceeds 10 FIT (failures per 109 hours) 
within 2 years when operating at a temperature of 80 0 C. 
These results indicate the importance of fundamental 
wear-out mechanisms as factors in VLSI device reliability, 
under usual operating conditions. The analysis, as applied 
to a generic chip, predicts that temperature, bum-in, and 
complexity all adversely affect the device reliability. 
The paper demonstrates the feasibility of using the in-
formation available in the design database together with 
specific failure models to predict (during the design phase) 
the reliability of an IC. These techniques can be used to 
develop a CAD tool for reliability prediction. 
1. INTRODUCTION 
The reliability of an integrated circuit (IC) is the prob-
ability that it will perform its required function under 
stated conditions for a stated period of time [1]. Methods 
of enhancing the reliability of ICs generally fall into one of 
three categories: 
• Improving the reliability of the part by better design 
of its internal components and/or better manufacturing 
methods; 
• Using more effective screening procedures; 
• Using active or standby redundancy within the IC, 
enabling it to perform its function despite the failure of 








Fig. 1. Qualitative description of failure rate versus time. 
Notation 
>"(1) failure rate at temperature T 
T temperature 
TR reference temperature 
(1.1) 
E" activation energy for the particular failure 
mechanism 
k Boltzmann's constant 
Operation at an elevated temperature increases the failure 
rate, thus accelerating the passage of the infant-mortality 
phase. 
The reliability of devices after screening is currently 
predicted using semi-empirical failure rate models based 
on the measured lifetimes of a large number of devices. By 
far the most widely-used of these models is Mil-Hdbk-
2170 [2]: 
(failures per 106 hrs.) (1.2) 
Notation 
The reliability of an IC is traditionally pictured in ~ 
terms of the bath-tub curve of failure rate versus time 
(figure 1). Burn-in is used to remove devices that contain ITT 
gross built-in flaws which normally fail during the infant- ITv 
mortality phase. Physical mechanisms which cause device ITE 
failure are often modeled by an Arrhenius relationship: ITL 
quality factor dependent on burn-in procedure ap-
plied 
temperature acceleration factor 
voltage derating stress factor 
application environment factor 
learning factor 
00 18-9529/87/0600-0234$01.00 © 1987 IEEE 
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Ct,C2 ,C3 complexity failure-rates dependent on the 
number of equivalent gates, number of pins, and 
package .type. . '. . , 
Values for these constants are tabulated [2] for various 
devices and technologies. Data for this model are constant-
ly under revision to accommodate new technologies, and 
proposals for improvements to the model appear from 
time to time [3 - 8]. 
Correct application of Mil-Hdbk-217 requires an 
understanding of the underlying assumptions and inherent 
limitations of this type of model [9], which was developed 
to answer the system design engineer's need to predict the 
reliability of a system containing a large number of com-
ponents, including ICs. The individual IC is treated strictly 
as a single component and the model does not relate the 
failure rate to its specific internal structure (eg, mask 
layout) or process parameters. The mask layout is reflected 
indirectly in the complexity factor Ct, and all constants in 
the equation have been determined as average values for a 
specific family of fabrication processes (eg, CMOS). The 
IC designer requires a model which can predict the relia-
bility-implications of structural design decisions such as 
scaling the dimensions of a transistor or using narrower 
conductors. The Mil-Hdbk-217 model is obviously of no 
value in making such predictions. Also, its ability to 
predict the reliability of current and future VLSI devices is 
open to suspicion. For example, consider commercial 
grade MOS VLSI devices manufactured in a mature tech-
nology, operating at room temperature in a ground, 
benign environment. Application of (1.2) yields the results 
shown in table I. 
in complex VLSI interconnects are given. Our results show 
that electro migration wear-out produces an unacceptably 
high failure ,ate for VLSI as we approach. the 106_ 
transistor chip. The trends to increased complexity and 
concomitant reduction of feature size accelerate wear-out 
and could ultimately limit the useful life of the component. 
2. A SERIES MODEL OF IC RELIABILITY 
Assumptions 
1. The IC mask produces many basic elements that 
are not identically distributed. 
2. The distributions of life for each element are 
known. 
3. The failure of any element causes the IC to fail 
(series system). 
4. The states of the elements (good, failed) are 
mutually statistically independent. 
Notation 
Pj(t) Cdf of element i 
Aj(t) failure rate of element i 
As(t) failure rate of the IC ("system") 
n number of elements in the IC 
Ft(t) Cdf corresponding to A.(t) 
The device failure-time Cdf is the well-known series 
formula: 
,. 




Failure Rate vs. Gate Count for MOS Devices 
According to Mil-Hdbk-217D. 
The device failure rate can be determined using the fact 
-'. -- -...... that the failure rate. of a series system equals the sum of the 
--------------- failure rates of its elements [21]: 
G 
(gate count) 







These results are unrealistic, as they imply that a 
typical 16-bit microprocessor (104 gates) in a personal com-
puter application would have a failure rate of 3134 FIT 
which is unacceptably high. The authors of the model ar~ 
aware of this and a new VLSI reliability model for G > 
3000 is currently under development [10] . 
This paper shows that by taking wear-out failure into 
a~count, it is possible to analyze a VLSI design and to pro-
VIde an accurate assessmemt (during the design phase) of 
the wear-out limited reliability of the IC. A series model 
for calculating the reliability of an IC, is presented. Ex-
amples of the application of this method to electro migration 
,. 
As(t) = E f..;{t). 
;=1 (2.2) 
For At(t) = A2(t) = ... = A,.(t) = A(t), eq. (2.2) reduces to: 
f...{t) = n f,.{t) (2.3) 
The series model, which is also a minimum-order-statistic 
model, can be applied at the chip level, but it also describes 
the relationship of an individual failure mechanism to the 
dimensions of the structure in which it occurs. 
The physical processes which cause wear-out have 
been widely studied [11-20]. These include: 
• oxide shorts [12-13]; 
• metallization failure due to electromigration or cor-
rosion [14-16]; 
• threshold-voltage shifting effects in MOS devices 
[17-19]; . 
• alpha-particle induced soft errors [20]. 
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In general, failure mechanisms are reactions which cause 
the directed movement of a physical quantity such as 
material or charge. For dectroinigration, a'void is formed 
in a conductor and catastrophic failure occurs when the 
cross-sectional area of the defect equals the cross-sectional 
area of the conductor. Consider the conductor as con-
sisting of n "identical" elements connected in series, each 
potentially containing a defect. The conductor fails when 
anyone element fails, and so the reliability of the conduc-
tor is that of the minimum order statistic of the n elements. 
A similar situation accrues for oxide breakdown, where a 
defect develops through the oxide layer, leading to a 
catastrophic short circuit when the length of the defect is 
equal to the oxide thickness. A large dielectric area can be 
considered as a parallel connection of n small elements, 
with each element potentially enclosing a defect. The 
reliability of the n elements is once again given by the 
reliability of the minimum order statistic. 
A defect occurs in an IC when a failure mechanism 
has proceeded for a sufficient time (the time to failure) to 
degrade the circuit performance beyond acceptable limits. 
Defects fall into two categories: 
• Structural defects. These represent abrupt changes in 
circuit topology caused for example by a conductor 
becoming an open-circuit. 
• Performance defects. Some failure mechanisms pro-
duce a continuous degradation of circuit performance until 
some threshold or acceptability is exceeded. This type of 
defect can be produced by hot electron injection, where the 
threshold voltage of an MOS transistor shifts with time 
until circiut operation becomes marginal. 
From the perspective of modelling the IC time to failure, 
the. two defect types may.be treated in the same way .. _. 
3. ELECTRO MIGRATION 
Electromigration in metal conductors has been widely 
studied during the last 15 years [14-16, 22-31]. When an 
electron current passes through a conductor, some of the 
momentum of the electrons is transferred to the metal 
atoms, resulting in a movement of metal in the direction of 
electron flow. When a flux divergence occurs, the rates of 
mass transport towards and away from a point differ and 
void or hillock formation results. Flux divergences may be 
caused by microscopic inhomogenities in the conductor 
such as grain boundary triple points or grain size varia-
tions. The bulk of the published literature deals with 
straight conductors and it is assumed that the incidence of 
electromigration is related to grain-size effects. Flux 
divergence may also arise in more complex conductor pat-
terns because of variations in the effective conductor width 
or thickness - current crowding occurs on the inside of a 
90 0 bend, for example. The analysis at high current den-
sities is further complicated by local thermal gradients 
which influence the rate of mass transport. 
3.1 Classification of Conductor Shapes 
. : In applYing the model to eiectromigration, each con-
ductor is fractured into its component elements and the 
conductor failure rate is calculated as the sum of the 
failure rates of each individual element. Four basic element 
types are identified; see figure 2: 
• straight segments of length L 
• 90 0 bends 
• steps caused by thenon-planar surface beneath the 
conductor 
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Fig. 2. Basic conductor shapes found in integrated circuit inter-
connects: a) straignt section, b) 90 0 bend, 3) step over a surface 
discontinuity, d) contact window. 
This analysis assumes that the states of all elements are 
statistically independent. This places two restrictions on 
the validitiy of the model. 
1. It is limited to low current densities « 106 Alcm2) 
where thermal effects are negligible. 
2. The minimum element length must be greater than 
the length of the locality which influences the growth of a 
single defect. Assuming that voids grow along grain boun-
daries [22], the mean size of a defect is of the order of the 
mean grain size, typically less the 3 p.m. La Combe & Parks 
[23] found that a hillock always forms within 10 p'm of a 
void, indicating that interactions may occur over this 
distance. However, their measurements were conducted at 
a current density of 2 x 106 A l cm 2 and under those condi-
tions thermal interaction would have played a role. 
Early failures are associated with highly localized 
defects while late failures may involve mass transport over 
larger distances. In the remainder of this section, a basic 
element length of 10 /Lm is used and the results are valid for 
the first 10"70 of all failures. 
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3.2 Analysis of Straight Segments 
.Consider a straight conductor element having length .. 
'. L
E
' = 10 /Lm and variable wid'th W.: Measurements of 'elec-
tromigration time to failure show a lognormal pdf of the 
form: 
[ ( 
lnt - ln/so )2J, 




tso == median time to failure 
a == standard deviation of In time, which is independent of 
time. 
The median time to failure is a function of current density, 
temperature, and conductor width: 
tso = A(W) rN exp [:~ J, 
J == current density 
Ea == activation energy = 0.54 e V [24] 
N == an exponent approximately equal to 1 for 
J < 4 X 105 A!cm2 [25] 
(3.2) 
A(w) == a material constant that is function of width. 
Based on the experimental data of Kinsbron [26] the 
following empirical expression for A(W) was derived f~r 
AI - 0.5 wt % Cu conductor, 250 /Lm long and 5000 A 
thick: 
Fig. 3. Variation of median time to failure (mtf) of n elements as 
a function of n (normalized to the mtf of a single element). 
Parameter a is the standard deviation of a single element. 
Electromigration lifetime is generally measured on conduc-
tors several hundred microns long, as these fail quicker 
than short conductors. The Kinsbron data were scaled to a 
10 J.l.m long conductor by solving (2.1) for FI(t) = 0.5 and 
n = 250/10 = 25. The scaling ratio depends on a (see 
figure 3) which is in turn a function of W. J is written in 
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Fig. 4. Partitioning of a simple conductor joining two contact 
windows into its component shapes. 
J == current (A); 
d == thickness (J.I.m). 
The median time to failure of the basic conductor element 
is therefore 
-5 Wd ( tso(W, d, J, T) = 1.523 x 10 -J- W - 3.07 
11.63 ) (5800 ) + exp --
W1.7 T 
(3.4) 
Kinsbron also measured a as a function of width. Scaling 
of this parameter to shorter conductor lengths may also be 
achieved using the series model, but this is complex for the 
lognormal distribution. A much simpler scaling procedure 
is possible by noting that a is the standard deviation of a 
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distribution may be closely approximated by the following 
3-parameter Weibull distribution, with c = 3.288 [27]: 
" P(x)",,;; r": 'exp["':"'{(x+ €o}/ex}'l " ',. ',' .! . '. ~ (3.5) 
Substituting (3.5) in (2.1), yields the Cdf of the device 
failu re time which is also a Weibull distribution: 
-1'. 
FI(t) = 1 - exp [ - [ [x :' €o] TJ, (3.6) 
, 
ex -
The standard deviation of FI(t) is: 
ex -I 2-1/2 
a = - [r(2c-1 + 1) - [r(c + 1)]] , 
n nile 
and therefore 




The Kinsbron data were scaled using (3.8) and the follow-
ing function was fitted to the result: 
a(W) 2.192 + 0.787 W 2 ,625 (3 .9) 
Let the fanure rate of the basic element be }..~t, W, d, I, 
T). If the analysis is limited to the first 10"70 of failures 
(P~t) ~ 0.1), the following approximation may be made, 
with an error of less than 10%: 
}..ECt,· W, d, I, T} ~. Prtt) =' .. .... . 1 -
a( W)..j'1:7r t 
[
Ii! '( lnt - Intso(W, d, I, T) )2] exp - ,2 • 
a(W) 
(3.10) 
The failure rate of a conductor of length L is simply-
L 
A(t, W, d, I, T) = - AE;(t, W, d, I, T) 
LE 
Refer to figure 4; the failure rate of a simple conduc-
tor which conveys a current I between two contact win-
dows is: . . . . , 
L 




L w, Ww, dw are the equivalent length, width, and 
thicknesses of the contact windows, respectively; 
nb, L b, Wb are ·the number of bends and equivalent 
length and width of each bend, respectively; 
no, L o, do are the number of oxide steps, and 
equivalent length and thickness of each step, respectively. 
A number of researchers have investigated the effect of 
width and length on the reliability of straight conductors 
having widths of 1 J1.In or more. However, relatively little 
reliability data is available for submicron conductors on 
the one hand and corners, steps and contact windows on 
the other. As linewidths decrease below 1 J1.In, random 
variations in linewidth (caused by photolithographic 
defects or poorly controlled etching processes) will play an 
increasingly important role in conductor reliability. This 
issue has not been addressed in the literature and no cor-
relation between reliability and defect density has yet been 
reported. We are working on a theoretical model for elec-
tromigration in a randomly defected conductor. 
Returning to bends, steps, and contact windows, the 
factors which can affect the reliability of these elements in-
clude: 
• accelerated failure at grain boundaries due to locally 
increased flux density 
• flux divergence due to current crowding 
• stress build-up in the passivation layer over a step 
• contact electro migration at AI~Si interfaces (in the 
case of contact windows). 
nE == number of basic elements . 
3.3 A nalysis oj Bends, Steps and Windows 
(3.11) All these effects can be taken into account in models for 
these segements, which are then included in (3.12). Because 
of a lack of published experimental data, only the effect of 
average fl ux density on grain-boundary migration is con-
In expanding the analysis to include bends, oxide 
steps , and contact windows it is assumed that the failure 
rates of these elements have the same dependency on t, I , 
and T as does the basic element. Each feature x is mod-
elled as having the same reliability as a straight conductor 
of length Lr, thickness dr, and width Wr. 
sidered. The average path length around a 90 0 bend was 
taken as 0.785 W, while the average width is 1.12 W. These 
values were used for L e and We respectively. 
A simple, first-order model was also used for the case 
of a conductor running over a beveled step-discontinuity. 
The height of the step is h and the bevel angle is (). Assum-
ing that the metal was deposited with a uniform height d in 
FROST/ POOLE: .""\\I~ 1.100 FOR PREO IL :-iNG 'L.·OEYICE RELIABIL iTY 239 
the vertical direction, the thickness on the sidewall of the 
step is: 
do = ' d cos (). (3.13) 
The length of the stepped section is: 
L _ h 
o - sin () 
(3.14) 
Therefore the step is considered as equivalent to a 
straight section of length Lo and thickness do. This model is 
used to describe the reliability of conductors running over 
oxide steps and contact window connections. 
The IC interconnect reliability can be predicted based 
on the mask layout as described in a mask-description-
language file and the predicted branch currents as determin-
ed by circuit simulator. Such a program is under develop-
ment as an adjunct to an existing suite of IC design tools. 
Fig. 5. Mask layout of a section of a 3200 gate standard cell cir-
cuit, whose reliability is considered here. 
4. EXAMPLES 
The following is an approximate analysis of an actual 
IC layout on which some conductor characteristics were 
measured. The circuit was a 3100-gate CMOS standard-cell 
design, with double-layer metallization and a minimum 
feature size of 2 pm (figure 5). The I/O interfaces were not 
considered in the calculation. Parameters of the two inter-
connect layers are listed in table II. Conductor width waS 5 
pm on the (upper) Metal-2layer and 3 pm and 4 pm on the 
(lower) Metal-!" layer, except for the power supply and 
ground buses. The latter are in the form of interdigitated 
tree structures with differing widths in the trunk, branch , 
and twig sections (figure 6a). It was assumed, roughly that 
all logic interconnects carry the same current I. This does 
not apply to power and ground buses, where current levels 
would increase steadily across the length of a branch or 
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Fig. 6. a) Power supply and ground buses of the standard cell de-
vice, showing the interdigitated tree-like structure. 
b) Simple model of a bus segment. 
The circuit was analyzed by applying (3.11) to each 
conductor segement and equation (A-7) to each branch of 
the power supply and ground buses. The overall failure 
rate is shown in figure 7, as a function of time. If we take a 
failure rate of 10 FIT as an acceptable maximum level [32], 
we can see that even at a chip temperature of 100 0 C, the 
interconnect system of this device is highly reliable. The 10 
FIT is not exceeded for more than 30 years, compared to 
usual product lifetimes of 5-10 years. A breakdown of the 
failure rate data shows that the power and ground buses 
contributed roughly 60070 of the total, followed by the con-
tact windows with 30%. Straight conductors comprise less 
than 2 % of the total, despite the fact that they contribute 
84% of the total conductor length. Interesting as these 













Specifications of Circuit Interconnect Layers 
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Fig. 7. Failure rate A (in FITS) as a function of time for the inter-
connect system of the 3200 gate standard cell device. 
results are, they depend strongly on the layout of the IC 
and do not apply to all devices. 
Having described the reliability analysis of an actual 
IC of moderate complexity, we conclude by extending our 
analysis to a complex generic VLSI circuit. The parameters 
for this circuit are summarized in table III, and the results 
are shown in figure 8. The interconnect system now 
reaches a failure, rate of 10 FIT within two years for chip , 
temperatures above 80 0 C. Comparison with the previous 
example shows that increases in complexity and de~re~~es 
in linewidths lead inevitably to a degradation of rehablhty 
through conductor wear-out. This wear-out proces,s can~ot 
be avoided by rigorous screening' procedures: A ' hIgh 
temperature burn-in, in fact, accelerates the wear-out. 
Figure 8 shows how a 168-hour burn-in at 175 0 C reduces 
the time to reach a lO-FIT failure rate at 60 0 C from seven 
to five years. The traditional maximum permissible c~rrent 
density of 105 Alcm2 is not exceeded anywhere m the 
device. 
TABLE III 
Specifications for the Generic VLSI Circuit 
Number of transistors 
Minimum conductor width 
Total conductor length 
Number of bends 
Number of steps 
Number of contacts 
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Fig. 8. Failure rate A (in FITS) as a function of time for the 
200000 gate generic VSLI device. 
Our results are based on experimental data available 
in the literature. In some cases, data are lacking and first-
order models were used instead. The complete 
characterization of all important features of an IC design, 
in a form . suitable for inclusion in an overall reliability 
prediction program, still lies in the future. 
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5. CONCLUSIONS 
1. At the. VLSI level. of .integration, _wear-out mech~ . < .. 
~~ms do~inate a~d the faiiure rate is not a constant, con-
trary to the assumptions in Mil-Hdbk-2I7D model which is 
based on the flat part of the bathtub curve. A seriesd model 
.... ':.', : ', ...... ~ . 
:",' -.,' . 
= Lgi eXP [ _ V2( lnt-lnt
so Y J 
LE a.,J'Fir t a 
(A-I) 
for failure, and making use of the best available models 
describing wear-out mechanisms, is therefore a better ap-
proach to determining the reliability of a VLSI device. 
2. The example of a generic chip shows a general 
method of analyzing interconnects and the approach is 
technology-independent. This approach provides informa-
tion to the designer as to how the reliability of a compo-
nent is affected by factors under his control. For example, 
if vias are the major contributors to the high failure rate in 
a particular design, the failure rate could be reduced by a 
different layout containing fewer vias. This type of 
analysis will therefore be an important factor in assessing 
future designs. 
3. The results for a 200 OOO-transistor device show 
that wear-out is a problem for future VLSI devices even 
when only one wear-out mechanism (electromigration) is 
considered. Lifetime of less than 2 years for devices to 
reach a failure rate of 10 FIT are not acceptable. 
4. More physical data and more accurate models for 
the wear-out mechanisms are required to improve the ac-
curacy of the calculation and hence the assurance which 
can be placed in the reliability predictions. Large sample 
sizes must be evaluated and particular emphasis must be 
placed on fitting distributions to the early failures. 
5. We have demonstrated a technique which provides 
valuable information to designers as to the reliability of a 
VLSI circuit. The approach is well suited to integration 
with an existing set of design tools as most of the data re-
. quired resides in the design data base. The' remaining data' 
are obtained from usual process monitoring and they must 
be incorporated in a reliability database for the manufac-
turing process. 
6. A reliability analysis program will be essential for 
the development of automated IC layout software, such as 
routers and silicon compilers. 
APPENDIX: Derivation of the Failure Rate 
of a Power-Bus Section 
Figure 6 b shows a simplified model of a power-bus 
section with width Wn. Gates are assumed to be uniformly 
distributed along the bus, with a distance Lg between adja-
cent gate connections. Each gate draws a current I from a 
power bus, and feeds a current I into a ground bus. The 
current in the first bus segment (furthest from the bonding 
pad) is I, in the second 21, in the third 31, etc. Numbering 
the bus segments from 1 to n, the current in segment i is 
; . I. The failure rate of bus-; segment may be written in 
terms of the basic-element failure rate as: 
Let x == Int, J1. == Intso: 
The median time to failure from (3.2) is : 
tso = ex(iIrN (A-2) 
ex == A(W)(Wd)N exp[ :~ J (A-3) 
Therefore J1. = In[ex(i/}-N]. Substituting into (A-I) we ob-
tain-
Ai = exp [- :xl _ x + x In(ex) - In2(ex) J 
a.,J'Fir 2~ ~ 2~ 






exp [ __ l_n 2_(t_) _-_2~_ln....;.(t-,-) _;_~_2_ln-,(-,-t)_ln_(-,-ex),--_I_n_2(,-ex)'-J 
. (i/)r(i!) 
= C(t)(iI)r(il) 
"(i/) = ~ln(ex) - 2Nx - N2In(i/) 
2~ 
N [ex(i/)-NI2 J 




For n bus segments in series, the total failure rate is-
" An = C(t) ~ (i/)r(il). 
isl . ..... ... ~ . "" .. 
For large values of n, this summation is time-consuming 
and may be approximated by an integral, with i as a con-
tinuous variable: 
An::::: C(t) J: (iI}r(i!)di 
C(t) a2 n =-...:..;...--
N 
[ 
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ABSTRACT 
RELIANT is a CAD tool which predicts the 
failure rate of integrated circuit conductors. A 
circuit layout, device models and electromigration 
process data are inputs to RELIANT. The intercon-
nect patterns in a Caltech Intermediate Format 
(CIF) file are fractured into a number of charac-
teristic segment types. An equivalent circuit is 
extracted and SPICE is used to determine the 
transient currents in each segment. Using paramet-
ric models for electromigration damage, the failure 
rate of the system is computed. RELIANT provides 
designers with feedback on the reliability hazards of 
a design. Results show the application of the tool 
to a standard cell CMOS component. For modelling 
large VLSI interconnect systems, the incorporation 
of a switch-level simulator is discussed. 
INTRODUCTION 
The goal of RELIANT is to provide a predict-
ion of interconnect reliability during the design 
phase, by modelling the effect of wearout due to 
electromigration. It has been shown that for the 
most important failure mechanisms, the shrinking of 
layout design rules accelerates the wearout process 
[Woods 1984). Similarly, an increase in circuit 
complexity has a negative impact on overall 
reliability. It is therefore becoming increasingly 
important to predict the intnnslc (wearout-limited) 
lifetime of VLSI circuits, particularly in view of the 
high cost of traditional methods of reliability 
qualification by burn-in. 
The failure rate of integrated circuits is usually 
described by means of the 'bath-tub" curve of 
instantaneous failure rate vs. time. shown in Fig. 1. 
The onset of wearout may be quantified by es-
tablishing a criterion for the maximum allowable 
failure rate. A goal of 10 FIT (i FIT 10-9 
failures/ hr. ) has been proposed by the Semiconduc-
tor Research Corporation [SRC 1985) . 
• Currently at Stellenbosch University, Stellenbosch, 
South Africa. 
This failure rate is attained in a time much less 
than the median time to failure (t50) for most 
conductors. Therefore, t50 predictions alone are not 
a reliable indicator of intrinsic lifetime. The rate of 
failure when time t « t50 is strongly influenced by 
the shape and variance (0') of the time-to-failure 
distribution. These parameters are in turn influenced 
by factors such as conductor dimensions [Kinsbron 
1980) and the presence of defects [Kemp 1988). The 
approach used in this paper is to determine the 
instantaneous failure rate as a function of time, 
using data about the physical form and dimensions 
of conductors and the electrical stress (Le. current 
density) applied to them. This method yields an 
assessment of reliability, in contrast to previously 
reported work [Hall 1986) which used t50 as a 




Fig. I: Bathtub curve of failure rate vs. time. 
TIME 
27 R 1 
OVERVIEW OF RELIANT 
RELIANT predicts the instantaneous failure 
rate of the interconnect pattern as a function of 
time. The method used is based on the principle of 
fracturing the interconnect pattern into a number 
of statistically independent conductor segments. The 
assumption of statistical independence is valid when 
t « tso [LaCombe 1986) and when the current 
density is low enough to avoid significant thermal 
interaction. This places an upper limit on current 
density of approximately 106 A/cm2. Five commonly-
occurring segment types are identified: 
i) straight runs; 
ii) steps resulting from a discontinuity in the 
wafer surface (when a Metall conductor 
crosses a Polysilicon stripe, for example); 
iii) contact windows; 
iv) vias between Metall and Metal2; 
v) bonding pads. 
These segment types are shown in Fig. 2. Each 
occurrence of a segment type is characterized by a 
set of physical parameters, such as length and 
width. 
The relationship between tso, (f and physical 
dimensions of each segment type are determined 
experimentally, using test structures. When the 
layout is fractured, an equivalent circuit which 
reflects the physical topology of the interconnect 
pattern is extracted. A circuit simulator is then 
used to determine the transient current flowing in 
each segment. The instantaneous current density j(t) 
is given by the instantaneous current i(t) , divided 
by the nominal cross-sectional area of the segment. 
This time-varying current density is reduced to a 
single effective value Jeff, which is used to 
determine tso for each segment. The instantaneous 
failure rate is then determined. Assuming that no 
part of the interconnect pattern is redundant, a 
minimum order statistical method may be used to 
compute th~ failure rate of the interconnect system. 
This method has been described in a previous paper 
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Fig . 2: Segment types. 
Fig. 3: Structure of RELIANT. 
The structure of RELIANT is shown in Fig. 3. It 
consists of three main modules, EXTREM, COMBINE 
and SIRPRICE. EXTREM fractures the interconnect 
patterns contained in a CIF layout description file 
into segments . It produces a database containing a 
description of each segment (type and physical 
dimensions) and a SPICE-compatible net list which 
includes all parasitic interconnect resistances and 
capacitances. COMBINE adds external generators and 
loads to the extracted netlist. SIRPRICE (which 
includes a modified version of SPICE2G.6) uses this 
netlist to simulate the current waveforms in each 
segment and compute the failure rate. A database 
query language interface enables the failure rate of 
specific segments, nets or modules to be inves-
tigated interactively. 
EXTREM 
EXTREM fractures the interconnect pattern in 
three phases. During the first phase, the CIF layout 
file (*.CIF) is parsed. Wires and Polygons are 
reduced to collections of Boxes and the hierarchy is 
flattened . In the second phase, the positions of all 
abutments, contact windows, vias and bonding pads 
are established. The dominant current flow direction 
in each box is determined and all steps orthogonal 
to tbis direction are identified. In the third phase, 
each \ box is scanned in the direction of curren t flow 
and the dimensions and type of each segment are 
computed. Straight runs link up segments of other 
types. A record for each segment is stored in a 
physical data base file (* .DB I). Active devices are 
identified and a SPICE-compatible netlist including 
a lr-section RC network for each Physical' branch of 
the interconnect pattern, is generated (*.EXT). 
27.8.2 
COMBINE 
The user defines device models, analysis 
specifications and external components such as 
vol tage sources and load resistors, by means of the 
• .SPC file. COMBINE adds these definitions to the 
extracted netlist. Labels on the bonding pads of the 
layout are used to establish links to the external 
node numbers. 
SIR PRICE 
SIR PRICE accepts the complete netlist 
produced by COMBINE (* .SPR) and calls a modified 
version of SPICE 2G.6. This module performs a 
transient simulation of the extracted circuit and 
generates indexed files which contain the current-
time data for each resistor corresponding to a 
branch in the interconnect pattern. The cross-
sectional area of each segment is determined from 
the physical data base file and an effective current 
density is computed as follows: 
t
f 
Jeff = it-f Sinh(rj(t)) dt 
o 
(I) 
where r is a constant [McPherson 1986). The median 




where Ea is the activation energy, k is Boltzmann's 
constant and T is absolute temperature. G is a 
factor dependent on the physical dimensions of the 
segment. G and (J are determined from the informa-
tion in the physical data base file. The failure rate 
is then calculated, using a suitable failure distribu-
tion. Experimental results of electromigration testing 
show a lognormal dependence and hence this 
distribution is used in the example discussed in the 
next section. 
SIRPRICE produces various output files: • .LIS 
contains an ASCII listing of the failure rate of the 
whole circuit and the total for each segment type. 
• .DB2 is a second database file which includes the 
reliability data. This provides an interface to other 
program modules. * .DTR is an interface to a Query 
language which may be used to interrogate the 
reliability data base. 
EXPERIMENT'AL RESULTS 
RELIANT was ·used to determine the failure 
rate of a CMOS one-bit counter. The layo ut of this 
circuit is shown in Fig. 4, and the results of the 
analysis appear in Fig. 5. An analysis of the results 
indicates that the steps are the major contributor 
to failure rate. Overall failure rates for this simple 
circuit containing twenty-six active devices are very 
low, 7x10- 11 FIT after 20 years. 
The effect of layout and complexity is seen by 
co mparing the failure rates for the input stage of 
this counter with the results in Fig. 5. A failu re 
rate of 4.5xlO- 17 FIT after ::0 yea rs is predicted for 
the four-transistor input 
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Fig. 4: Layout of a one-bit binary counter. 
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Fig. 5: Failure rate vs. time for the one - bit counter. 
27.8.3 
RELIABILITY PREDICTION OF COMPLEX 
INTERCONNECT PATTERNS 
The use of SPICE limits the application of 
RELIANT to VLSI cells. CAD tools for assessing the 
current densities in interconnect systems reported 
by other researchers [Hall 1986], [Hohol 1986] share 
this limitation. A major consideration in the 
development of RELIANT was that reliability 
analysis should, where possible, be performed 
concurrently with simulation for design verification 
purposes. To meet this objective in the case of 
VLSI circuits, a new method for determining the 
current data required to assess the electromigration 
damage has been investigated. This method consists 
of extracting approximate current waveforms from a 
switch-level simulation of a MOS circuit. Transis-
tors are represented by linear static and dynamic 
resistances and linear capacitors. Interconnects are 
represented by resistors and capacitors. The analysis 
method is based on network functions of RC trees. 
After each transition, the resultant RC networks are 
analyzed to determine the final state and static 
currents in all branches. They are then analyzed to 
determine delay and transient current waveforms. 
The initial charge distribution is also taken into 
account. Preliminary results show that an effective 
current for assessing the electromigration damage, 
can be predicted. 
CONCLUDING REMARKS 
A CAD tool called RELIANT for predicting the 
failure rate of interconnect systems has been 
presented. RELIANT requires a circuit layout and 
experimentally determined values of tso and CJ for 
all conductor segment types. 
Our results show that the reliability of intercon-
nects depends on the specific details of the layout. 
The program can be used to optimize the layout for 
reliability, by indicating the features of the inter-
connect pattern which make the largest contribution 
to the total failure rate. 
REFERENCES 
[Frost 1987] D.F. Frost, K.F. Poole, "A Method for 
Predicting VLSI-Reliability using Series Models for 
Failure Mechanisms", IEEE Trans. Reliability, vol R-
36, June 1987, pp 234 - 242. 
[Hall 1986] J.E. · Hall, D.E. Hocevar, P. Yang, M.J. 
McGraw, "SPIDER: A CAD System for Checking 
Current Density and Voltage Drop in VLSI Metal-
lization Patterns", Proc. IEEE lnt. Conf. on Com-
puter-aided Design, Nov. 1986. 
[Hohol 1986) T.S. Hohol, L.A. Glasser, "RELIC; A 
Reliability Simulator for Integrated Circuits", Proc. 
IEEE Int. Conf. on Computer-aided ' Design, Nov 
1986. . 
[Kemp 1988] K.G. Kemp, K.F. Poole and D.F. Frost, 
"Failure Rate Prediction for Defect Enhanced 
Electromigration Wearout of Metal Interconnects", 
submitted to IEEE Trans. Reliab., Jan. 1988. 
[Kinsbron 1980] E. Kinsbron, "A Model for the 
Width Dependence of Electromigration Lifetimes in 
Aluminum Thin-film Stripes", App. Phys. Lett., vol 
36, 1980, pp 968 - 970. 
[LaCombe 1986] D.J. LaCombe, E.L. . Parks, "The 
Distribution of Electromigration Failures", 24th Int. 
Reliab. Phys. Symp., New York: IEEE, 1986. 
[SRC 1985] Workshop on Submicrometer Device 
Reliabil ity, Clemson University, Clemson, Nov. 6-7 , 
1985. 
[Woods 1984] M.H. Woods, "The Implications of 
Scaling on VLSI Reliability", Tutorial notes: 22nd 
lnt. Reliab. Phys. Symp., New York: IEEE, 1984, pp. 
6- 1 to 6-30. 
ACKNOWLEDGEMENTS 
The authors wish to acknowledge that this work is 
supported in part by the SRC under contract No. 
87-MP-082. 
The assistance of the General Electric Company, 




:. :.' ESTIMATION OF" VLSI INTERCONNECT RELIABILITY USING A CIRCUIT 'SIMULATOR 
Da v id F. Frost and Ke lv i n F. Po o l e 
Department of E l ectrical and Computer E n~:neering 
Clemson Uni versity, Clemson, SC 2963 4- C9i 5 
(803)656-5925 
Abstract 
A quantitative model for the reliability of 
a system of interconnects is presented. A 
circuit simulator is used to accurately 
predict devi :- ~ ~"~rents, from which the 
reliability of individual conductor 
segments is determined. The failure rate of 
the interconnect system is then calculated 
using a minimum order statistical approach. 
An example shows the application of this 
technique to a CMOS circuit. 
Introduction 
As the minimum feature size of VLSI devices 
steadily decreases, there is a corres-
ponding decrease in the reliability of 
these devices'. Scaling increases the 
failure rate associated with all the most 
important known failure mechanisms, such as 
electromigration, ESD, time-dependant oxide 
bl-eakdown and hot-carr i er effects. It is 
therefore increasingly important to develop 
accurate, quantitative models for these 
mechanisms, in order to optimize circuit 
designs for reliability. These models must 
be embedded in reliability analysis soft-
ware which , forms part of · the regular suite 
of Ie design tools. 
In most digital circuit designs, a set of 
standard active devices is designed once 
and used repeatedly throughout the circuit. 
Immunity to device-rela t ed failure such as 
hot-electron effect is designed in at the 
device level. Interconnects are qualit-
atively different to devices, because the 
interconnect layout o f each circuit is 
unique and must be individually optimized 
for reliability. Because of the complexity 
of interconnect pat . erns, a systems 
approach to reliability is adopted in this 
paper. This approach is based on the 
partitioning of the interconnect mask 
layout into it's component parts. 
The most significant f ailure mode i n 
Aluminum allo y VLSI interconnects is open-
circuit failure due to current-induced 
electromigration. When c u rrent flows 
through a conductor, electrons collide with 
metal ions, transferring some momentum to 
the latter. Th i s causes a flux of metal 
ions in the d i rection of electron flow. 
Divergences in this flux arise at local 
inhomogeneities such as grain boundar y 
triple points or vacancy sites. TheSE 
divergences result in the formation of 
voids and hillocks in the metal of the 
conductor. When the cross-sectional area of 
a void equals that of the conduc t or, an 
open circuit failure results. Other forms 
of electromigration occur at the metal-
semiconductor interfaces within contact 
windows. 
Designers have traditionally avoided 
electromigration damage by limiting the 
max i,mum current densi ty to 10'" A/ cm"' . There 
are two essential problems with this 
approach. Firstly, the downward pressure on 
design rules makes it increasingl y 
difficult to maintain this conser vative 
limit on c urrent density. Secondl y , 
observance of t his rule does not enable the 
designer to quantitatively predic t 
reliability, nor does it provide a n y 
insight into the design trade-off between 
reliability and area. Increasingly, circui t 
layout is per formed by automated softwar e 
tools such as routers and silico n 
compilers, using layout-optimizing cost 
functions. Qua nt itative models for failu r e 
mechanisms are essential if cost fun c tions 
which include reliabilit y are to be 
developed fo ~ a future generat i on o f 
s i l i con comp il e-so 
An Orde- Statistical Model of 
Inter=~nnect Reliability 
F i g. shows a typical co~ductor on the 
surface of a VLSI chip. A number of 
segments may be identified, such as contact 
windows to the u nderlying devices , straight 
r uns o f v ar ::_s lengths, 90 0 be nds a nd 
step s ove r c: : con t i nui ti es in th e under-
l y ing sur f ace. These s h ape s are s ho wn in 
more de t ail in F i g. 2. The majorit y of VLSI 
conductor pat t e rns ma y be brok en do wn into 
a set of basi c segments suc h as th ese. The 
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Fig. 2: Conductor segments considered: 
a) straight segments, b) 90 o bends, c) steps 
over discontinuities, d) contac t windows. 
reli ab il it y of each segment is e x pressed in 
terms of statistical parameters such as 
median time to failure and standard 
deviation. These parameters are determined 
experimentally using special purpose test 
structures and accelerated testing tech-
niques. 
If there is no redundancy in the Circuit, 
the entire chip will fail when any Single 
co nductor segment fails. It wil l also be 
assumed that there is no i nt eraction 
between the segments , ie . the probability 
of failure of any segment is independent of 
all other segments. Under these conditions, 
interconnects form a series-connected 
system and a mInImum order statistical 
model for reliabilit y is appropr i ate~ . The 
probability of interconnect failure is 
therefore equal to the probability of 
failure of the segment having the shortest 
lifetime. The failure rate of the 
interconnect s ys tem is equa l to the su m of 





E h . (t) 
i = 1 1 
(1 ) 
The requirement of non-interaction betwee n 
segments restricts the applicability of 
this model to current densities below 4XIO~ 
A/cm~, where negligible thermal interaction 
due to self-heating occurs. Also, the 
minimum segment length must be greater than 
the length of the locality which influences 
the growth of a single defect. This is 
approximately equal to the median grain 
size of the Aluminum in the conductor, 
usually l~m or less. Boundaries between 
segments must be chosen along equipotentia l 
lines. 
Reliability Parameters for ElectromigratioQ 
Electromigration 
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( 2 ) 
where t~o = median time to failure and 0' = 
standard deviation. In general, t ,~o is much 
greater than the operating life of the 
circuit and only the early failures are 
important. If only the first 10% of 
failures are considered, then the failure 
rate is appro~imatel y equal to the 
probability density function. The failure 
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(3) 
The median time to failure is a function of 
temperature, current and conductor dimens-
ions . The following express i on has been 




t = 1. 523E-5' [~3 07+1L 6i1 f;soQl . 
50 . · . jn(J) L .. . wl.JeXPLT J 
30f5 
wher e J i s til", _~ " .=nt densit y in A/c m'" , w 
i s t he width in ~ m, a n d T i s t he absolute 
t emp era t ure. Th e e xpone nt n ( J ) i s g iv e n b y 
t h e f o l low ing e x p r essi on~ : 
n ( J ) T J Coth ( T J ) (5) 
where T 2x10- b cm- /A. Equation (4) is 
applicable to DC currents, whereas 
conductors in ICs generally do not carry 
only direct current. In analog circuits, 
currents are often described by sinusoidal 
or other periodic functions, while in 
digital circuits they tend to switch 
between discrete values with exponential 
transitions resulting from the charge and 
discharge of circuit capacitances. These 
current waveforms are easily predicted 
using a circuit simulator and the resultant 
data made available 1 n the design data 
base. In order to use this data, the 
following expression for t ~o has been . 
derived in terms of time-varying current: 










J [i ( t.) / AJn[i(tj ) /AJ dt . 
o J J 
is based on the assumption of 
relationsh I p between current 
e l ectromiqration damage-. The 
contains t he summation of the 
electromigration damage produced by oper-
ating the circuit in m different modes. A 
circuit simulator is used to simulate each 
operating mode. The circuit operation in 
mode j is simulated from time t. = 0 to t. 
= t . ~. The current ilt. > is the output data 
of each simulation, whi l e P J is a weighting 
factor representing the probability of the 
circuit being in mode j during normal 
operation. The constant A is the cross-
sect i onal area I cm~) , which is writ t en as 
A ( w d) 1E-8 (7) 
where wand d are the width and t hic kn es s , 
respectively lin ~m). 
The standard deviation of ' the conductor 
segment is a function of width onl y~ : 




The results in equations ( 6 ) and ( 8 ) ma y be 
e x tended to straight conduct o r s o f a n y 
l ength by di v iding the conductors into a 
number of 10 ~m segments. Other conductor 
shapes such as corners, steps and contact 
windows may be approximatel y modelled as 
straight sections having equivalent values 
of width, thickness and length (this 
ignores the effect of stress concentration 
caused by the shape of segment ) . These 
values are then used in equation (3) to 
compute the overall interconnect failure 
rate. 
Examples 
A computer program has been written to 
solve equations (6) and (8). The input data 
for this program is a SPICE~ output data 
file containing the current-time data 
collected during a transient simulation. At 
present, conductor dimensions are entered 
manually; a circuit extractor wi ll e vent-
ually automate this task. 
The circuit diagram and layout of a CMOS 4 -
bit Carry Look Ahead Unit are shown in 
Figs. 3 and 4 respectivel y . This is a 
standard cell component which forms part of 
a cell library in a double layer metal, 
1.5~m technology. The design was slmulated 
using SPICE and transient device current 
data was collected in several output f i les. 
An example of a simulated current waveform 
lin this case, the current i n the power 
supply bus) is shown in F i g. 5. The 
des i gner enters the ph ysica l parameters of 
the conductor which he is designing, 
i ncluding an initial estima t e of width. He 
also supplies the weighting factor p , 
applicable to each simulation. The failure 
rate for the conductor is calculated and if 
the designer is not satisfied he can input 
a new value of width. The total failure 
rate for all interconnects h. is calculated 
using equation (3). Fig. 6 shows the 
failure rate of the Carry Look Ahead Uni t 
as a function of time. The median time t u 
fai lure is muc h greater t h a n 15 y e ars a nd 
so the fail u re r a t e increases mono t o n icall . 
with time o v e r th e us e ful lif e time of the 
component. A f ailure rate of 10 FITS ( 1 FI T 
= 10- 9 failures / hr. ) is considered to the 
ma x imum value acceptable. In th is case , the 
f ailure rate is still less th a n 1 FIT afte r 
4of5 
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Fig. 3: Circuit diagram of Carry Look Ahead 
Unit. 
----- - -.--- --- . - - ... . -_. _ ._ -- - ------: 
F i g. 4L Layout of Carr y Look Ahead Unit •. 
Fig. 5: Current in power supply bus vs. 
time. 
10 years of operation and so the design of 
this cell is highly reliable. However, Fig. 
6 also shows that if 119 o f these cells 
were pr-oduce'd ina 17x7 gr i d an the surface 
of a 300 mil x 300 mil chip , the failure 
rate of the chip would reach 10 FITS in 7~ 
years. This clearly shows the impact of 
increased complexity an reliability. The 
chip failure rate increases nat only be-
cause of the summation of a greater number 
of cell failu re rates, but also because the 
current level in the power supply and 
ground buses increases with increasing 
number of gates. While the failure rates of 
individual cells can be calculated in 
advance, the failure rate of the entire 
chip can only be determined once the 
placement and routing is complete. As die 
sizes increase, the design of power supply 
and ground - buses ·' may become increasingly ' 
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Fig. 6: Failure rate vs. time for a single 
cell and for a 17x7 cell array. 
Conclusions 
A technique for predicting the reliabilit y 
of a system of VLSI interconnects has been 
presented. The models used can accommodate 
complex VLSI interconnect patterns and 
actual operating conditions. This technique 
is useful to IC designers who wish to 
design interconnects for an optimum trade-
off between area and reliability. It is 
also of value in the development of new CAD 
tools for automated layout. 
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Abstract 
A method which predicts the effect of defects on the failure rate of 
conductors due to electromigration wearout is proposed. Topographic defects 
and grain boundary triple points are identified as the major contributing 
defects. A random spatial distribution of both defect types is assumed, and 
a range of defect sizes is used. This analysis predicts that random 
topographic defects significantly increase conductor failure rate while they 
have little effect on the median time to failure (TSO)' In addition, 
predictions of lifetime versus stripe width agree with other published 
results and show that the increased lifetime of narrower stripes is due to 
the blocking mechanism of bamboo type structures. However, this increase is 
limited by topographic defects, which thus impose a minimum achievable stripe 
width. 
1 Introduction 
The lifetime of a conductor subject to electromigration wearout is 
determined by the physical structure of the conductor and the operating 
conditions (current density and temperature) applied to it [1]. In this 
analysis we will consider as a defect any random feature which enhances the 
failure by electromigration of the conductor. It is generally accepted that 
electromigration failure is initiated at grain boundary triple points where 
there is a mass flow divergence of conductor material [1,2]. These triple 
points are the first kind of defect with which we are concerned. We also 
consider macroscopic features such as topographic defects introduced during 
processing which are responsible for mass flow divergences that contribute 
significantly to conductor failure [3]. In this category we include 
photolithographic and other random "spot" defects* which eliminate a portion 
* These partial open circuits are simply less extreme cases of fatal conductor 
defects which contribute to manufactured yield loss. In this analysis we 
are concerned only with these partial defects which result in failure of the 
device after it has been in operation for a length of time. 
of the conductor and thus increase current density in the immediate vicinity 
of the defect. This analysis considers the contribution of both grain 
boundary triple points and topographic defects to conductor failure by 
electromigration and determines the effect of both on the failure rate of 
conductors . 
2 Theoretical considerations 
In developing a method to account for the influence of defects on 
electromigration we make use of an elemental model which considers the 
failure probability of a short length lE of conductor material. A given 
stripe of width wand length L is treated as a series connection of N 
elements of length IE. Since failure of the stripe is determined by the 
failure of the weakest e l ement, the failure probability of the stripe is 
given by the minimum order statistic of the N elements [2]. Thus the 
survival probabilities of each of the individual elements. Similarly it may 
be argued that if each element is subject to a number of independent failure 
modes then the failure of that element is given by the minimum order 
statistic of those failure modes. In general then, the probability of 
failure as a function of time F(t) is given by: 
F(t) = 1 - ~ ~ [1 - Fij(t)] 
i j 
(1) 
where [1 - Fij(t)] is the survival probability at time t of the ith element 
due to failure mode j. In evaluating reliability we are most often concerned 
with the failure of only the first few devices (usually the first ten 
percent). In this case the above expression may be reduced to: 
F(t) = r r 
i j 
F .. (t) 
1.J (2) 




= L L 
i j 
h .. (t) 
1J 
(3) 
This failure rate h(t) is important in that it provides a useful measure of 
the reliability of a device or system, and is often used in reliability 
specifications. 
In carrying out such an analysis it is necessary to carefully define the 
various modes which contribute to the failure mechanism under consideration. 
The individual failure modes considered in this analysis are: 
i. Failure by bulk electromigration of an "ideal" element containing 
no grain boundaries and no geometric defects. 
ii. Failure by grain boundary electromigration of an element which 
contains only grain boundary triple points. 
iii . Failure of an element due to a topographic defect only. 
For each of these failure modes a model is used to express the failure 
probability of the element (as a function of time) in terms of its geometry 
and operating conditions. It should however be noted that we are not 
concerned with the accuracy of the models used in this paper, but rather are 
presenting a methodology for determining the contribution of each failure 
mode to the overall reliability. 
2.1 Element with no defects 
The model for the failure of an elemental conductor follows a lognormal 
density function given by: [1,4] 
1 f(t) = -~-
y'21r at 
(4) 
where: f(t) = failure probability as a function of time 
t = time 
a = lognormal standard deviation 
TSO = median time to failure 
In practice it is not possible to make conductor element perfectly free of 
grain boundary triple poi nts and topographic defects, therefore it is not 
usually possible to measure these bulk TSO and a values. (Although the bulk 
TSO value may be estimated by comparing bulk and grain boundary 
e1ectromigration activati on energies [S]) . Since the bulk TSO value is 
significantly larger than that for stripes containing grain boundaries, 
failure due to grain boundary e1ectromigration predominates and the bulk TSO 
and a values are not significant in the analysis except to set the lifetime 
upper limit. 
2.2 Element with grain boundaries on1v 
The preferential failure occurring at grain boundary triple points is 
also modeled using a lognormal density function, for which the TSO and a 
values may be determined from 1ifetests on conductor stripes. In this 
analysis a random distribution of triple points over the conductor is assumed 
in order to determine the probability of an individual element containing a 
triple point. The triple point density is determined by the mean grain size 
(XG), thus: 
Pr{triple point} = 1 - exp (S) 
where: w = stripe width 
lE = element lengt h 
XG = average grain size 
The model also takes into account the probability of "bamboo" structure 
blocking grains [6,7] which effecti vely prevent grain boundary 
electromigration by restricting the distance over which material may be 
transpo=ted. This probability is modeled as: 
Pr{blocking grain} = 1 - exp [ 
o 
-I. (x -w) e G 
j w > XG 
where: I.e = mean critical distance for mass transport 
The effective triple point probability is thus given by 
Peff = Pr{triple point} x (1 - Pr{blocking grain}) 
and the net failure probability is obtained by multiplying this with the 
lognormal triple point cumulative failure distribution. 
2 . 3 Element with topographic defects only 
(6) 
The contribution of topographic defects is also found by considering a 
random spatial distribution, except that a rarige of possible defect sizes is 
taken into account. For the purpose of this model, these defects are all 
assumed to be caused by particles, with a size distribution given by [8]: 
f(x) = . A/x3 x > Xc 
Bx x < Xo (7) 
where: f(x) = density of defects of diameter x 
A, B = constants 
Xo = minimum reproducible spot size 
The A/x3 function corresponds to the distribution of particle sizes according 
to the standard environmental class curves of MIL STD 209B [9], and Xo 
represents a minimum reproducible spot size determined by the resolution of 
the photolithographic process. 
The defect size distribution is calculated from the particle size 
distribution by considering the probability of a given spot falling on a 
conductor element. This closely follows the method adopted by Stapper [8], 
except that we are concerned here with defects that eliminate only a portion 
of the conductor. This analysis thus takes into account defects which are 
smaller than the conductor width, as well as those which fallon the edge of 
the conductor, and yields the defect size distribution function depicted in 
Fig. 1. 
The defect model also takes into account the effect on conductor 
lifetime for each size of defect. The observed relationship 
TSO = A S-n exp(E/kT) (with n constant) (8) 
is applicable to current densities below lE6 A/cm [10]. However, if a 
significant portion of a conductor has been removed by a defect then 
temperature gradients in the vicinity of the defect significantly increase 
this factor. Results reported by [3], [10] and [11] were used to determine a 
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= nominal stripe wi dth 
= remaining stripe width at the defect 
= median time to failure of defected element 
= median time to failure of undefected element 
probability of the element due to topographic defects is then 
(9) 
calculated from the above lifetime and defect size distribution functions. 
3 Comparison with experimental results 
T50 and a variation with 1inewidth 
The above models were used to simulate the lifetime of stripes having 
the same dimensions as those in the experiments conducted by [6] and [7]. 
The variation of T50 with 1inewidth, depicted in Fig. 2, closely follows that 
reported by these authors. The "U" shape located around w=2lUD derives from 
the probability distribution of grain boundary triple points and "blocking" 
grains, which is in exact agreement with the mechanism described by Kinsbron 
[6]. Values for a were found to increase with decreasing stripe width, as 
reported by [6] and [7]. 
However, further simulation reveals that the increasing lifetime of 
narrow stripes in the presence of topographic defects is abruptly reversed at 
some point (typically below O.l~m), and that T50 approaches zero as the width 
is reduced further (Fig. 3). This reversal is due to an increase in the 
severity of topographic defects for narrower stripes, and the location of the 
turning point is determined by the topographic defect density and size 
distribution. Topographi c defect densities of the order of 0.5jcm2 per level 
are required for modern semiconductor processes [12], and this value produces 
a turning point in the vicinity of O.l~m. It is also noted that topographic 
defects do not affect the T50 and a values of stripes that are wider than 
this minimum value imposed by topographic defects. Interconnec~ stripes 
produced in modern semiconductor processes are of the order of 2-5~m, 
therefore the effect of topographic defects is not apparent from T50 
measurements carried out on such stripes, provided they are manufactured 
under low topographic defect density conditions. 
Effect of topographic defects on the lognormal failure curve 
Although we have shown that topographic defects do not significantly 
change TSO for a conductor stripe, they nevertheless have an important effect 
on F(t), the time dependent cumulative failure probability. This failure 
probability is usually plotted on lognormal axes to reflect the approximately 
lognormal nature of the electromigration wearout mechanism, and Fig. 4 shows 
a series of lognormal plots obtained from our simulations using various 
topographic defect densities. At relatively high densities (>lE3/cm2) a 
deviation in the form of a "tail" appears at the lower end of the lognormal 
curve, which results from the early failure of those devices which contain 
topographic defects. Such "tails" are evident in some published Hfetest 
results [3,4,7], and on the basis of this simulation we believe that these 
published results reflect the early failure of devices due to topographic 
defects. 
Effect of topographic defects on failure rate 
The early failures which cause the "tail" in the cumulative failure 
probability also result in a corresponding increase in the instantaneous 
failure rate h(t). This is true even at very low defect densities (of the 
order of O.S/cm2), where the deviation from the lognormal curve is not 
readily apparent. Simulations of instantaneous failure rate for stripes 
containing topographic defects yield curves which have a "bathtub" shape, 
identical to that referred to in the literature [9]. Fig S shows a series of 
such failure rate curves plotted on lognormal axes for different conductor 
lengths and topographic defect densities. Each curve results from the 
combined effect of two functions - a decreasing failure rate due to the 
accelerated wearout of a small fraction of defected devices, and a 
mound-shaped (lognormal) function due to wearout of the remaining undefected 
ones. The most seriously defected devices fail during the initial decreasing 
portion of the bathtub curve, and may be screened out during burn-in testing, 
while the lowest point on the curve represents the minimum failure rate 
achievable during the lifetime of t he conductor. In addition, the initial 
decreasing portion of the failure r ate curve corresponds to the lower end of 
the (lognormal) cumulative failure curve where the deviation from the 
lognormal is observed. 
Implications for interconnect reliability 
It is apparent from Fig. 5 that the minimum failure rate (at the lowest 
point on the curve) increases with both conductor length and topographic 
defect density. The reliability objective for VLSI circuits is to meet a 
failure rate criterion of 10 FITs (1 FIT = 1E-9 failures/hour) during the 
operational lifetime of the circuit [9]. Topographic defects therefore play 
an important part in determining whether this requirement will be satisfied 
in respect of the interconnect system of such a circuit. The significance of 
the method presented here is that it provides a means of determining the 
relative effect of different types of defects on conductor failure rate, and 
thus allows more meaningful predictions to be made of interconnect 
reliability than has previously been possible. 
4 Conclusion 
1. Our analysis shows that the trend of increasing TSO as predicted by 
experimental results from progressively narrower conductors is 
eventually limited by topographic defects. 
2. Topographic defects are responsible for early device failures and hence 
lifetest measurements which yield T50 and a do not provide the 
information necessary to predict failure rates over the entire lifetime 
of a device. However, our analysis shows that it is possible to predict 
early failure rates in the presence of defects from a knowledge of the 
defect distribution and the failure characteristics of defected devices. 
3. The aim of this work is to develop a method of predicting the 
reliability of the interconnect system for a VLSI device . The method 
developed to assess the effect of defects on the failure rate of a 
single conductor will be combined with that described in an earlier 
paper [13] to determine the overall failure rate of a complex system. 
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